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ABSTRACT
An abstract of the dissertation of Haiqiao Xiao for the Doctor of Philosophy in
Electrical and Computer Engineering presented April 15, 2008.
Title: Design of Radio-Frequency Filters and Oscillators in Deep-Submicron CMOS
Technology
Radio-frequency filters and oscillators are widely used in wireless
communication and high-speed digital systems, and they are mostly built on passive
integrated inductors, which occupy a relative large silicon area. This research
attempted to implement filters and oscillators operating at 1-5 GHz using transistors
only, to reduce the circuits’ area. The filters and oscillators are designed using active
inductors, based on the gyrator principle; they are fabricated in standard digital CMOS
technology to be compatible with logic circuits and further lower the cost. To obtain
the highest operating frequency, only parasitic capacitors were used.
Two new active-inductor circuits are derived from this research, labeled allNMOS and all-NMOS-II. The all-NMOS active inductor was used to design high-Q
bandpass filters and oscillators, which were fabricated in TSMC’s 0.18-µm digital
CMOS process. The highest center frequency measured was 5.7 GHz at 0.20-µm gate
length and the maximum repeatably measured Q was 665. 2.4-GHz circuits were also
designed and fabricated in 0.40-µm gate length. The all-NMOS-II circuit has superior
linearity and signal fidelity, which are robust against process and temperature
variations, due to its novel structure. It was used in signal drivers and will be

fabricated in commercial products.
Small-signal analysis was conducted for each of the active-inductor, filter and
oscillator circuits, and the calculated performance matches those from simulations.
The noise performance of the active inductor, active-inductor filter and oscillator was
also analyzed and the calculated results agree with simulations. The difference
between simulation and measured results is about 10% due to modeling and parasitic
extraction error.
The all-NMOS active-inductor circuit was granted a US patent. The US patent
for all-NMOS-II circuit is pending. This research generated three conference papers
and two journal papers.
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GLOSSARY
ADC: Analog-to-digital converter/conversion.
ASIC: Application specific integrated circuit.
CMOS: Complementary metal-oxide semiconductor.
DAC: Digital-to-analog converter/conversion.
DSP: Digital signal processing.
Gm: Transconductor, a two-port voltage-to-current converter.
Gyrator: A two-port element that converts its load, ZL, into 1/ZL at its input port.
IC: Integrated circuit.
IF: Intermediate frequency.
LAN: Local area network.
LNA: Low-noise amplifier.
Opamp: Operational amplifier.
OTA: Operational transconductance amplifier.
PLL: Phase lock loop.
RF: Radio frequency.
TIA: Trans-impedance amplifier.
VCO: Voltage-controlled oscillator.
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CHAPTER 1

INTRODUCTION
1.1 The Need for RF Analog Filters and Oscillators
In the last two decades or so, the number of Radio-Frequency (RF) communication
integrated circuits (ICs) has seen a dramatic increase, for example, mobile phones,
wireless computer peripherals such as cordless mice, wireless routers, inventory
information networks, and hobbies. RF communication ICs extensively use oscillators
and filters as local oscillators, intermediate frequency (IF) filters, channel-selecting
filters and anti-aliasing filters, which span frequencies from about 200 kHz to
approximately 5.2 GHz, depending on their location within the radio [1]. Though
functionally distinct, the design and theory of filters and oscillators are closely related.
Digital circuits also use oscillators and sometimes filters. As the clock speed
reaches several GHz, microprocessors and Application Specific Integrated Circuits
(ASICs) are seeing increased use of RF oscillators for clock generation and timing
recovery [2]. Filters are widely used in phase locked loops (PLLs) and signal
equalization. To be competitive, the ICs must be low-cost. When in mass production,
the costs of filters and oscillators are primarily determined by their die area. Thus,
reducing die area is a major objective of this work.
Signal filtering and generation can also be done by Digital Signal Processing
(DSP) techniques, with high predictability. However, they are generally limited to
signal frequencies below 500 MHz. Between 500 MHz and 1 GHz, there are serious
tradeoffs between analog processing and DSP in terms of power and cost. To
1

implement real-time DSP above 1 GHz, the sampling rate and computing circuitry
must operate at 10-100 GHz, which is not yet possible, not to mention the tremendous
cost due to circuit complexity, silicon area and power dissipation. On the other hand, a
properly designed analog circuit can readily process gigahertz signals with moderate
power and costs.
The discussion in this work is limited to continuous-time circuits, as some filters,
such as switched-capacitor filters, are analog, but not continuous-time. However,
“analog” will be used throughout this work for brevity. In the general sense, “radiofrequency” includes all frequencies at which electromagnetic signals can be
transmitted, either by line-of-sight propagation and reflections or guided by
ionosphere and terrestrial surface, and that starts from approximately 3 kHz [3]. In this
work, by “radio frequency”, we imply frequencies above 1 GHz, which is also roughly
the starting frequency of “microwave” circuits. However, microwave circuits are
treated as distributed circuits, while the circuits in this work are designed so that even
though they operate at microwave frequency, the distributed effects are negligible and
the circuits can be treated as lumped for design and simulation purposes.

1.2 Example Applications
RF oscillators and filters found their first and most popular applications in the wireless
communication industry, which includes mobile phones and wireless local
connections such as Local Area Networks (LANs) and computer peripherals,
understandably, due to the high-frequency requirements. In many cases the baseband
signal processing is done by DSP, because of its predicable performance using digital
2

CMOS process; however, signals above the IF frequency have to be processed by
analog RF circuitry. The RF front-end and baseband are interfaced by analog-todigital converters (ADCs) and digital-to-analog converters (DACs).
Shown in Fig. 1-1 is the architecture of a typical wireless communication IC [1]:
the antenna and its impedance matching network / band-selecting filter are shared
between inbound (Rx) and outbound (Tx) signals by means of an RF switch. Two
mixers implement down conversion and up conversion for the Rx and Tx signals,
respectively. An RF oscillator phase-locked to a reference frequency from an offchip
crystal oscillator provides the signal for the mixers.

Figure 1-1 The architecture of a wireless communication IC.

Low-to-medium frequency analog filters are needed for IF filtering, ADC antialiasing and DAC waveform smoothing. Gigahertz bandpass filters are needed for the
band selection, image rejection and Tx spectrum shaping. The band-selection filter
rejects out-of-band large interferers and prevents them from saturating the LNA. The
image-rejection filter prevents the image frequency from showing up in the downconverted signal band and interfering with the desired signals. The image rejection

3

filter can be omitted if polyphase (in-phase and quadrature) signal processing is used
to the right of the mixers, but that entails quadrature local oscillator and mixers, and
doubles the silicon area and power dissipation [1]. The Tx spectrum shaping filter
prevents the out-of-band signals from being transmitted, as required by industry
regulations.
Gigahertz oscillators are also used in high-speed digital circuits, such as Phase
Locked Loops (PLLs), as shown in Fig. 1-2. Different from wireless communication
ICs, which require low harmonic distortion sinusoidal signals in the RF section, the
output signals in digital circuits are ideally pulses. However, when operated at
frequencies above 500 MHz, the signal path bandwidth becomes low compared with
the frequency, the signal edges are rounded, and analog techniques must be used.

Figure 1-2 Block diagram of a charge-pump PLL.

Inside the PLL, the lowpass loop filter usually operates at a few MHz, while the
VCO can be as high as a few GHz.

1.3 Implementation Methods and Literature Survey
The implementation methods of analog filters and oscillators can be categorized into
active and (Q-enhanced) passive, depending on whether any passive elements such as
inductors are involved. In most cases “passive designs” have active circuitry and
consumes power in order to enhance the circuit Q or realize oscillation, hence they are
4

more accurately called enhanced passive designs. We classify a circuit as active if
only transistors and capacitors are used. The implementation method also depends
largely on the operating frequency, because basic electricity laws determine the value
of circuit components and there are severe technical limitations on available integrated
components, no matter how sophisticated or advanced the fabrication process is. To be
sure, transistors are plentiful and cheap (but their power dissipation can be expensive);
large capacitors and resistors are expensive and may not be available at all; inductors
are expensive and may not be available, and large inductance values (> ~100 nH) are
simply impossible.
Active circuits can be used to design oscillators and filters at almost any
frequencies, with varied performance and tradeoffs. Below ~100 kHz, filters and
oscillators are best designed using opamp-R-C circuits, likely with a few off-chip
capacitors [4]. Between 100 kHz and ~100 MHz, transconductance-C (GM-C) is the
most popular method and can be fully integrated. The transconductors typically use
linearization techniques to improve dynamic range, though the linearization circuits
create extra noise. Between 100 MHz and ~500 MHz, GM-C method can still be used,
but the requirement on GM is much higher: they must have minimum parasitic
capacitance and phase shift. For frequencies above 500 MHz, the GMs are usually
reduced to single-transistor or minimum-transistor-count circuits, and the capacitors
are very small or completely eliminated, with parasitic capacitance being used to
obtain the desired operating frequency.
If passive inductors are available, they can usually be used to design oscillators
and filters operating from 500 MHz to 7-10 GHz. For operating frequencies below 500
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MHz, the required inductance value is too large and difficult to implement. On the
other hand, the self-resonance frequencies of passive inductors are usually around 6-7
GHz, and thus they cannot be used to obtain operating frequencies above that either.
Passive inductors have low Qs between 5 and ~ 25, typically around 10. For
oscillators, the low Q (and other circuit losses) is compensated by a negative
resistance circuit, and the inductor loss only contributes to the oscillator output noise,
typically measured in terms of phase noise. To implement narrow-band or high-order
lowpass filters, the low Q will have to be “enhanced” by negative resistors [5] or some
feedback scheme such as the use of integrated transformers [6].
Oscillators and filters can also be designed using microwave methods, for
operating frequencies from ~500 MHz to above 10 GHz. Generally, transmission lines
built from metal interconnects are involved. There are two main ways of using
transmission lines. Transmission lines of a certain length can generate a specific phase
shift at a certain frequency. When used with active circuits in feedback or feedforward, oscillators and filters can be obtained. Alternatively, terminated (open or ac
short-circuit) transmission line stubs can have an inductive or capacitive input
impedance of a certain value around a certain frequency, and be used in building
oscillators and filters. Note that the transmission line stubs are equivalent to an
inductor or a capacitor of desired value only near the design frequency. Therefore,
they can only be used to build filters operating over a relative narrow bandwidth.
Away from the design frequency, the inductor or capacitor equivalence no longer
holds. Computer optimization methods can be used to expand the frequency band of
filters designed this way [7].
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Finally, oscillators and filters can be implemented using off-chip passive
elements, such as crystal and Surface Acoustic Wave (SAW) devices. They utilize
some kind of mechanical resonance, and by converting back and forth mechanical
movements with electrical signals, implement electrical filters and oscillators.
Electrically, the device is equivalent to an R-L-C resonator tank, but with extremely
high Qs up to a few thousands. However, they generally cannot be fabricated on
silicon dies or packaged with a die on the same IC, hence, they are expensive to use.
This work focuses on the implementation of oscillators and filters operating
above 1 GHz, using transistors and capacitors only.

1.4 Technical Requirements Summary
The targets of this research are:
1.

Integrated oscillators and high-Q bandpass filters operating at the highest
possible frequency as limited by the available technology.

2.

Fabricated in the latest deep-submicron standard digital CMOS technology.

3.

Operating at 1.8 V or lower.

4.

Only transistors and capacitors compatible with digital CMOS are to be used.

5.

The circuits are to be designed using minimum device sizes.

6.

The circuits need to be robust. No trimming is allowed to overcome process
variations, and the high-Q filters must be stable when biased with regular
commercial components.

7.

The oscillators and filters must be electronically tunable to allow for correction
of errors from modeling inaccuracies, process variations and environmental
7

disturbances. The oscillators and filters must provide the appropriate tuning
handles for automatic tuning.
Once again, the discussion hereafter is limited to lumped integrated circuits
composed primarily of transistors and capacitors, with occasional involvement of
passive inductors. Admittedly, above 1 GHz, analog ICs demonstrate distributed
effects at times. However, attention has been paid in the circuit design and layout to
minimize the distributed effects, for example, by making the layout compact compared
with the signal wavelength, always using voltage signals (low RS, high RL) or current
signals, and increasing the equivalent Z0 of long signal interconnects by making its
inductance per unit length far greater than capacitance per unit length. Without this
qualification, some of the statements in this work will not be correct in the strictest
sense.
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CHAPTER 2

DESIGN OF RF ACTIVE INDUCTOR
2.1 The Need for RF Active Inductor
Inductors (L), either passive or simulated using active circuitry, are needed for
implementing filters and oscillators. Admittedly, using opamp and R-C phase shift
networks, oscillators such as the Wien-Bridge circuit may be implemented and lowquality-factor (low-Q) filters may be obtained using only R and C [4], but these cases
are in the minority and cannot meet the performance requirement of many, if not most,
applications. Equivalent (i.e., active) inductors are not always easily detected in active
R-C circuits, especially when the circuit is designed or explained using signal flow,
state variables, or other methodologies rather than starting from a passive L-C
prototype. Nonetheless, many oscillators and filters designed using other concepts,
such as integrator loops or recursive filtering [8], can almost always be explained by
demarcating the circuit elements into active inductor(s), in part, because most filters
and oscillators can be equated to prototype R-L-C networks, where the L is
implemented actively.
To be useful, the active inductor has to have a self-resonance frequency higher
than that of the oscillators and filters, and with some margin, because accessory
circuits have additional parasitic capacitance, which will lower the operating
frequency.
The requirement on active inductor Q varies among applications. The Q, in
principle, does not have to be high in designing oscillators. However, a low-Q active
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inductor will require a higher-gain feedback circuit, and increase power dissipation
and circuit noise. Hence, we are motivated to design a high-Q active inductor for
oscillators without introducing undue noise or power dissipation. High-Q bandpass
filters and high-order narrow-transition-band lowpass filters also require high-Q
inductors.
Low-order lowpass filters do not require high-Q inductors. However, a high-Q
inductor will reduce performance errors, such as dc-gain errors, and generally make
the design process easier simply because the inductor is closer to an ideal inductor.

2.2 Active-Inductor Design Method
2.2.1 The Gyrator Approach
All active inductors must have at least one capacitor whose voltage lags its current by
90° at ac steady state. Through a properly arranged active circuit, the voltage at the
input port of the active inductor can be made to lead the input current by 90°. Thus, an
inductive input impedance or an equivalent inductor is implemented. Note that the I-V
relationship at ac in transistors (excluding their parasitic capacitance) and resistors is
always 0° or 180°. Hence, a pure transistor and/or resistor circuit without any
capacitor can never generate a 90° I-V relationship to implement an active inductor.

Figure 2-1 Implementing an active inductor using a gyrator.

The conversion is shown in Fig. 2-1. The black box that does the I-V
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phase/magnitude translation on the CLoad is called a “gyrator”, because it inverses the
load impedance:
Z in =

R2
= R 2 sC L = sLeq
ZL

(2.1)

where Leq = R2CL is the equivalent inductance.
The gyrator was proposed by Bernard D. H. Tellegen around 1948 [9], though it
is possible that other researchers were working on the same circuit behavior earlier but
did not conceptualize and publish it. All active inductor circuits can be analyzed using
basic circuit analysis or other methods; but the use of the gyrator concept makes the
analysis more concise.

2.2.2 Active Inductor Implementation Methods
Electronic gyrators, and in turn active inductors, can be built with opamps,
Operational Transconductance Amplifiers (OTAs), or transistors. The building method
largely depends on the desired self-resonance frequency fR of the finished active
inductor, since the active inductor will behave as an inductor only at frequencies
(well) below fR. An opamp generally can be used to build active inductors with fRs ≤
1-5% that of its unity-gain frequency fu. For example, an LM741 has an fu of 1.5 MHz,
and can be used to build active inductors operating up to about 50 kHz. With
frequency and Q pre-distortion [10], we can build active-inductor filters operating
slightly above this limit, but the design tradeoffs become severe rapidly. Since the
maximum fu of onchip CMOS opamps is about 1 GHz, we could expect to obtain
opamp active inductors operating between 10-50 MHz.
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Figure 2-2 Implementing an active inductor using two opamps.

Shown in Fig. 2-2 is an example of implementing an active inductor with
opamps. The input impedance is
Z in (s ) =

RRR
V1
= sC4 1 3 5 = sLeq
I1
R2

(2.2)

Leq = C 4

R1 R3 R5
R2

(2.3)

and,

The circuit may not appear to be a gyrator since it is seemingly loaded with a
resistor R5. But if we extract C4 out of the circuit, and treat V1-Gnd as Port 1 and VC-V2
as Port 2, then between Port 1 and Port 2 the circuit is a gyrator. A drawback of this
circuit is that it requires a floating capacitor, which has a sizeable parasitic capacitance
on its bottom plate in integrated implementations and will distort the circuit
performance.
The phase shifts of the opamps will generate parasitic poles and zeros in Zin(s)
and make the equivalent inductor non-ideal [10]. Nonetheless, at moderate frequencies
the circuit is equivalent to an inductor to the first order.
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Above 10 MHz, the appropriate way of building active inductors is OTA-C, or
rather, transconductor-C (GM-C) method. The difference between OTA and GM is
obscure. Common understanding is that OTA typically means a transconductor with a
differential-pair input, and in most cases, optimized for high ROUT and high dc gain;
while GM is a transconductor with only one or a few transistors, with a particular
transconductance value and higher linearity than OTA. This work concentrates on GMC implementation, though the underlying principles largely the same.

Figure 2-3 Implementing an active inductor using OTAs or GMs.

As shown in Fig. 2-3, by connecting an inverting and a noninverting
transconductor in a negative feedback loop, a gyrator is derived. When loaded with a
capacitor, the input impedance of the gyrator is that of an equivalent inductor.
Ignoring C1, g1 and gL for the moment, using simple circuit analysis methods, the
input impedance is calculated to be
Z in (s ) =

V1
CL
=s
= sLeq
I1
G M1G M2

(2.4)

which is an equivalent ideal inductor. Practical GM cells have non-zero input and
output capacitance, Ci and Co, as well as finite output resistance, Ro, and these are
lumped together and modeled as C1, g1 and gL in Fig. 2-3. With these parasitic
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elements, the input admittance becomes:
Yin =

1
G G
1
= M1 M2 + sC1 + g1 =
+ sC1 + g1
CL
Z in sCL + g L
s GM1GM2 + GM1gGL M2

1
1
=
+ sC1 + g1 =
+ sCp + g p
sLeq + rs
sLeq + rs

(2.5)

whose equivalent circuit is shown in Fig. 2-4. The equivalent components are
Leq =

CL
gL
, rs =
, Cp = C1 , g p = g1
GM1GM2
GM1GM2

(2.6)

Incidentally, all real passive inductors have the same equivalent circuit that will be
discussed more in the next section.

Figure 2-4 Equivalent circuit of a GM-C active inductor.

There are two issues limiting the operating frequency of GM-C active inductors:
(1) When the operating frequency increases, the parasitic capacitance and GM
value do not change substantially, thus the required CL becomes smaller and smaller,
and eventually negative at some point. It is true that equivalent negative capacitors can
be implemented actively; however, in most cases, the active negative capacitor
implemented using the same GM cell will have a self-resonance frequency similar to
that of the active inductor, hence it will not increase the self-resonance frequency of
the entire circuit.
(2) The GM cells have phase shift (usually a phase lag) that increases with
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frequency. A small phase shift (< ~10°) will generate an equivalent negative resistive
element in Zin, which increases the Q of the inductor and will eventually render it
unstable at a certain point. This will be discussed in detail in Section 2.5.
For operation above 500 MHz, the GM cells in the active inductor circuit must be
highly simplified, and highly efficient in terms of a high GM to Ci, Co ratio.
Linearization circuits will have to be eliminated to reduce the GM phase lag. Singletransistor or minimum-transistor-count GM cells have to be used. The load capacitor
may be eliminated and only the transistor parasitic capacitance, such as Cgs and Cjd, is
used. There are severe tradeoffs among self-resonance frequency, linearity, noise,
power dissipation and layout area.

2.2.3 The Active-Inductor Equivalent Circuit
Equation (2.5) can be further transformed into

Z in =

(s + )
+ s( + )+
rs
Leq

1
Cp

s2

rs
Leq

gp
C1

1+ g p rs
Leq C p

1
Cp

=

(s + ωz )

(2.7)

s 2 + s QωRR + ω R2

which is a lowpass function with possibly high peaking when QR is very high. The
parameters are

ωz =

Q0 =

1 + g p rs
rs
, ωR =
≈
Leq
Leq C p
1+ g p rs
Leq C1
rs
Leq

g

+ Cpp

≈

Leq C p
rs C p + g p Leq

1
,
Leq C p

=

Rp

Cp
Leq

1+

rs C p
Leq g p

(2.8)

= Rp

Cp
Leq

∝ Rp , when rs = 0

The quality factor of the resonator, QR, which is proportional to the shunt resistor

Rp, is also the quality factor of the 2nd-order denominator, and it is equal to ωR divided
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by the –3-dB bandwidth of the resulting bandpass filter [10]

QR =

ωR

(2.9)

BW−3 dB

The expression is exact only when ωz = 0, that is, the effect of rs is ignored.
It shall be noted that QR is different from the inductor Q, which is a function of
frequency and is defined as
1 − ωωz2 − ωω2
Im ( Z in ) ω Leq
R
R
=
QL ( ω ) =
2
Re ( Z in )
rs 1 + g p rs + ωω2 Cgpp
2

2

R

1

ωz

≈

ω Leq
rs

,

(2.10)

when ωz << ωR , ω << ωR , rs << Rp , and g p Cp << ωz .
It should also be noted that
Q L ( ωR ) =

ω Leq

− ωωz2

2

=−

R

rs 1 + g p rs +

gp 1
Cp ωz

gp =0

rs
≠ QR
ωR Leq

(2.11)

QR is mainly determined by Rp, when rs is relatively small; and QL is primarily
determined by rs. To increase QL, rs should be decreased, and this requires the
reduction of load leakage gL per Eq. (2.6). Applying Eq. (2.6) on Eq. (2.8), the
expression for QR becomes

QR =

GM1GM2CLCp
GM1GM2CLC1
=
g LC1 + g1CL
g LC p + g p C L

(2.12)

When the highest operating frequency is desired and the capacitors are all
parasitic capacitors, we have gL ≈ g1 and C1 ≈ CL, since they have similar origins.
Thus g1 and gL have similar contributions to QR, and increasing QR becomes a
collective effort of reducing both g1 and gL, or some other measures may be used.
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As we shall see later, g1 and gL are not limited to the summation of transistor

gdss; they can be equal to or greater than the values of the two primary transconductors
GM1 and GM2 depending on the particular active-inductor circuit architecture. When g1
is large, Rp and in turn QR will be low, and the inductor is not suitable for designing
high-Q bandpass filters. When gL is large, rs will be large, and the inductor cannot be
used as a good inductor. Per Eq. (2.12), a large gL will yield a low QR, so it cannot be
used as a high-Q resonator either.
It should be noted that in many publications, when compensating for the circuit
loss to obtain a high Q, it is not stated which loss resistor is targeted: rs or Rp, even
though the compensation methods for them are usually very different. As a rule of
thumb, active inductors used in digital (pulse) circuits, such as the input amplifier of
fiber optic receivers or to implement wide-band amplifiers, are concerned primarily
with rs; while active inductors used in bandpass and high-order lowpass filters are
mainly concerned with Rp. Obtaining high-QR circuit to implement narrow-band
bandpass filters is one of the targets of this work.
The simulation results of an example are given in Fig. 2-5. Below fz = 32 MHz,

Zin = 10 Ω is a resistor; between fz and f0 = 2.25 GHz, Zin is equivalent to a 50 nH
inductor, as its magnitude is proportional to ω; above f0, Zin is equivalent to a 100 fF
capacitor, as its magnitude is inversely proportional to ω. The QL, defined by
Im(Zin)/Re(Zin), is negative when the admittance from Cp is greater than that from Leq.
Low-frequency Q is determined by rs, and high-frequency Q, in particular that at fR, is
determined by Rp. Beyond fR, the circuit is not of practical use, because it behaves as a
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capacitor, but is more complex and consumes power in the case of an active inductor.

Figure 2-5 Simulation plots of the circuit in Fig. 2-4 with Rp = 1/gp = 10 kΩ, Cp = 100 fF, Leq = 50 nH,
rs = 10 Ω.

2.3 Technology Constraints
A semiconductor fabrication process is a collection of steps (masking, doping, etc.)
and technical specifications (topological, electrical, chemical, etc.) that define a
production, and consequently, a consortium of devices and interconnects of unique
characteristics. Many companies have their own processes, with many more
derivations to address different needs in different products, such as high-speed (e.g.,
data transceivers), low-power (e.g., microprocessors), high-frequency (e.g., RF and
microwave ICs), high-density (e.g., memories). As a result, there are probably
thousands of processes in the world. However, when categorized by their key masking
steps and primary device (transistor) structures, the plethora of processes is reduced to
a handful “technologies,” with different characteristics.
Bipolar technology was the first technology to be used in the mass production of
ICs. Its primary devices are NPN and PNP transistors, with resistors and capacitors
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available using extra steps. Bipolar is stable, mature, moderately fast, with good
device properties for both digital and analog circuits. Its primary disadvantage is cost,
because of its relatively low integration density and extra fabrication steps compared
with CMOS (complementary metal oxide semiconductor). Therefore, its product share
has been on constant decline over the last few decades, thought its absolute volume
has probably been increasing, considering the exponential increase in semiconductor
manufacturing. Bipolar Junction Transistors (BJTs) are necessary for implementing
bandgap reference and other circuits, and hence are preserved on many CMOS
processes. The base current of bipolar transistors is not zero, and this limits their use in
memory and other low-power circuits.
CMOS technology is currently the mainstream of the semiconductor industry,
mainly because of its low cost. It is the ideal technology for digital circuits: high
integration density, nearly zero gate dc currents, and low leakage in the off state.
Unfortunately, compared with bipolar technology, it is not the ideal technology for
analog circuits because of its higher level of noise and nonlinearity, difficulty of
accurate modeling, high threshold voltage (VTH) mismatch, and some functional
circuits, such as the bandgap reference, must use bipolar transistors. The long-channel
(L ≥ 1 µm) devices are well modeled by the square-law I-V characteristic, which can
be used to build analog circuits with good linearity. However, short-channel devices
deviate from the square-law significantly because of second-order effects, such as
velocity saturation from the horizontal field and mobility degradation from the vertical
field, and cannot be modeled accurately across the entire hyperspace of process
corners, temperature, biasing voltages and currents, as well as device width and
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length. Intermediate-frequency (< ~10 MHz) analog circuit design can dodge this
problem by using long-channel devices in deep-submicron CMOS technologies;
however, analog circuits operating above 1 GHz, as in this work, have to use
minimum or near-minimum device length to reach the required frequency.
Consequently, analog CMOS circuits operating above 1 GHz have poor linearity, high
noise level and wide performance variation.
Despite the drawbacks, a very sizeable portion of analog designs nowadays are
done in CMOS and they have to reside in a hostile environment with devices
optimized for digital signals and a high level of interference from digital circuitry
being coupled over via the substrate and power supply. The reason is that on most ICs
today, the area of digital circuits dominates the die area and determines the IC cost, so
the technology selection is mainly based on the requirements of digital circuitry.
The primary devices in CMOS are NFETs and PFETs. Poly/N-Well resistors,
metal-insulator-metal (MiM)/poly capacitors, MOS varactors, and passive inductors
are available in some processes using extra masking steps. Most standard digital
CMOS processes use an epitaxial substrate to reduce its resistivity ρ and in turn the
likelihood of latchup, and the only available devices are FETs. An example is the
Taiwan Semiconductor Manufacturing Corp (TSMC)’s LOG018 process. Some
CMOS processes are modified to accommodate the needs of analog and RF circuits,
using non-epitaxial substrate to reduce RF substrate noise coupling; they are called
“mixed-signal” process, such as TSMC’s MM018 process, to the disadvantage of
digital circuitry and at a cost premium. The MM018 process features a thick top metal
for spiral inductors, capacitors and poly resistors.
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To compensate for the lack of BJTs, some CMOS processes are modified to
provide substrate PNPs and/or triple-well NPNs along with FETs; they are referred to
as BiCMOS technology. Compared with a pure bipolar technology, the performance
of the BJTs is poorer; however, it is still better than MOSFETs for many analog
designs. BiCMOS is on the decline and is being replaced by pure CMOS technology
in many cases, where analog designs have to be accomplished using MOSFETs only.
Silicon-germanium (SiGe) BiCMOS is an expensive technology, but has seen an
increase over the last decade, primarily due to the demand from the mobile phone
industry. It combines high-performance heterojunction bipolar transistors (HBTs) with
state-of-the-art CMOS technology. A SiGe base with a graded germanium doping
profile is sandwiched between the Si collector and Si emitter of the HBT. A built-in
electric field is created by making the Ge doping level higher toward the collector, and
it accelerates electrons as they travel from the emitter to the collector across the base
[11]. Therefore, the transition time of electrons is decreased and the HBTs can operate
at a higher frequency than regular BJTs. Together with the availability of passive
inductors and capacitors, the technology is suitable for high-performance RF ICs. The
available MOSFETs make it possible to implement a small amount of digital circuitry
on the same die with moderate costs.
Finally there is the Gallium-Arsenide (GaAs) technology that is primarily used
for microwave ICs, though it is also used for very-high-speed digital circuits. By using
the GaAs compound instead of silicon as substrate, a higher energy bandgap (1.4 V)
and electron mobility (~6x) are obtained compared with silicon, giving it the potential
for high-temperature and very-high-speed applications [12]. The transistors in GaAs
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technology are metal-semiconductor field-effect-transistors (MESFETs). Instead of
the silicon-oxide insulated gate in CMOS, METFET’s gate is a Schottky diode whose
depletion layer extends into the substrate at reverse biasing and pinch the conduction
channel between source and drain. Similar to mixed-signal CMOS and BiCMOS,
GaAs technology typically provides passive inductors and capacitors. Due to the highresistivity of the GaAs substrate, the passive inductors have higher Qs than those on
CMOS, and microwave structures, such as transmission lines, can be implemented onchip. These properties make GaAs more popular with RFICs designed with
microwave methods.
To eliminate the need for more expensive technologies, this work is done using
TSMC’s LOG018 standard digital CMOS process. This will also make it possible to
integrate RF active inductors directly with standard digital circuits without modifying
the fabrication process. However, TSMC’s LOG018 process, like most other modern
standard digital CMOS processes, comes with a few severe constraints:
1.

Only PFETs and NFETs are available, with relatively high threshold voltages
that are engineered for digital circuitry to reduce power dissipation and leakage,
but limit analog circuit topologies for a given power supply voltage VDD. This
precludes the use of many proven linearization methods.

2.

Poly capacitors are not available, so ac signal coupling is not possible, as done
in many active inductors designed using microwave theory and in GaAs
technologies. This requires that the circuit topologies are appropriate for both ac
and dc, and restricts design possibilities.
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3.

Interconnect capacitances are not accurately modeled since the primary
application is digital circuits. Due to the high operating frequency, interconnect
capacitance is a non-negligible part of circuit design, hence the fabricated
circuits may be off the design target or may not function at all.

4.

There is no specification on the maximum applicable frequency of the vendor
device models. It is estimated to be below 1 GHz. The device modeling is not
done using RF methods, which include gate and substrate resistance as well as
other parasitic elements that are typically ignored in modeling for analog and
digital circuits. The resulting circuit may act differently as simulated.
This work is to obtain operating circuits among the challenges.

2.4 Literature Survey of Active Inductors
In this section, transistor-level active inductors proposed by researchers over the years
are reviewed. To expose their fundamental structure, biasing circuits and capacitor ac
coupling (popular with microwave ICs, almost never in CMOS ICs) are not shown,
but are pointed out when necessary. As we shall see below, all active inductors can be
explained by a three-step operation:
1.

Converting the port voltage Vin into an in-phase (0°) current, more efficiently
done by a transconductor, Gm, and less efficiently by a resistor;

2.

Applying this current on a capacitor and obtaining a voltage VCL that is –90°;

3.

Converting VCL into the input current Iin, almost always through a Gm.
The reference directions have to be correct to yield a positive-value inductor

with non-negative losses.
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Of course, an active inductor can be more complicated than this, e.g., involving
more conversions between Vin and Iin or more parasitic poles in the conversions, but
the circuit will be less efficient, and the advantages gained, such as linearity, are rarely
worth the degradations in other aspects for GHz designs.

2.4.1 Gate-R and Gate-R-II Active Inductors
The simplest active inductor is formed by placing a resistor at the gate of a MOSFET
or the base of an NPN BJT, as shown in Fig. 2-6 (a) and (c). The circuit is usually
called “active inductor” in the literature without a more specific name. For ease of
discussion, we name it “gate-R,” based on its structure.

(a)
(b)
(c)
(d)
Figure 2-6 (a) CMOS gate-R active inductor. (b) Small-signal ac equivalent circuit. (c) Bipolar version
of the same circuit. (d) Equivalent circuit showing the inductor.

If R1 is large compared with |1/(jωCgs)|, the ac voltage vgs can be assumed to be
zero, and R1 will convert Vin into an in-phase current which is applied to the gatesource capacitor of M1, Cgs, the first step of inductor formation. For a MOSFET, using
a small-signal equivalent circuit and ignoring parasitic components, the voltage across

Cgs is
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Vgs = Vin

1 (sCgs )

R1 + 1 (sCgs )

= Vin

1
1
≈ Vin
sR1Cgs + 1
sR1Cgs

(2.13)
1
when | s |>>
R1C gs

If R1 is large, we have Iin ≈ –Ids1. At relatively high frequencies, Vgs, and in turn, Iin, is
going to lag Vin by 90°, and that is the property of an inductor. It can be easily verified
that the reference directions of Vin and Iin are both correct.
If we remove the high-frequency condition and use small-signal analysis, the
input impedance can be calculated as

Yin =

g m + sCgs
1 + sR1Cgs

=

=

g mG1 + sCgsG1
G1 + sCgs

=

1 g mG1 − G12 1
g mG1
+
≈ +
R1 G1 + sCgs
R1 G1 + sCgs

G1 << 1

1
1
1
1
+
=
+
1 sCgs R1 Rp rs + sLeq
R1
+
gm
gm

(2.14)

where gm is the transconductance of M1 and G1 = 1/R1. The circuit is equivalent to the
one in Fig. 2-6(d), and the small-signal equivalent elements are
Rp = R1 , rs =

RC
1
, Leq = 1 gs
gm
gm

(2.15)

Due to the parasitic capacitors, there inevitably is an equivalent shunt capacitor Cp,
which includes Cjs of M1. The inductor Q is
QL ( ω ) =

jω Leq
rs

= ω R1Cgs

(2.16)

and the resonance Q, QR, is jointly determined by Cp, Rp and Leq.
Comparing this active inductor to the gyrator (Fig. 2-3), the 90° phase shift from
Vin to Vcap is obtained through a resistor, instead of a transconductor, and this
conversion is not close to ideal (Eq. 2.13). This contributes to its very low QR.
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This active inductor exists at the output of a source or emitter follower, causing
undesirable signal peaking. However, it has been widely used in the Trans-Impedance
Amplifier (TIA) and limiting amplifier of fiber optic receivers in the last two decades
[13-15], for “shunt peaking” [16, 17], that is, improving the sharpness of pulse signal
edges by partially “canceling out” the load capacitance. In fact, any wide-band pulsesignal processing circuits, such as amplifiers and mixers, can benefit from it for the
added bandwidth. It is also used in oscillators [18-20], even though due to its very low
QR (around 2) [19], the negative resistor has to be very large to make the oscillator
work and hence consumes a high current.
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Figure 2-7 Gate-R-II active inductors and their small-signal equivalent circuit.

A slight connection variation in gate-R active inductor results in another active
inductor, as shown in Fig. 2-7, and is named “gate-R-II”. For the MOSFET version,
ignoring parasitic components and using the small-signal equivalent circuit, Zin is
calculated as

Yin =

sCgs + g m
1 + sR1Cgs

=

=

1
+
R1

1
1
gm −

1
R1

+s

R1Cgs
g m − R11

≈

1
1
+
Rp rs + sLeq
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1
1
+
RC
1
R1
+ s 1 gs
gm
gm

(2.17)
when g m >>1 R1

where Cgs and gm are the gate-source capacitance and transconductance of M1,
respectively, and the equivalent elements are
Rp = R1 , rs =

RC
1
, Leq = 1 gs
gm
gm

(2.18)

QL(ω) and QR have the same expression as that of the gate-R active inductor.
Interestingly, the gate-R-II and gate-R active inductors have identical input
impedances. Nonetheless, M1 in gate-R-II circuit is not subject to the body effect,
which increases Vth and affects the effective gm of the transistor. The dc voltages at the
input terminal of the two circuits are also different, one Vgs,n down from VDD and one
Vgs,n up from ground, respectively, and may fit different applications. Similar to the
gate-R active inductor, the gate-R-II also has very low QR, which may or may not be
an issue depending on the application.
The Gate-R-II circuit also found its most popular use in limiting amplifiers for
optical receivers [21, 22]. It has also been used in LNA design [23], in which BJTs
were used to reduce the noise level.
In some works [14, 19, 21, 22], instead of a poly or diffusion resistor, the R is
implemented by a MOSFET operating in the linear region, as shown in Fig. 2-8.
VDD

M2
M1
Zin VB
M1

Zin

(a)
(b)
Figure 2-8 Gate-R (a) and Gate-R-II (b) active inductors using a linear-region FET as gate resistor.
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2.4.2 Cascode Gate-R Active Inductors
Real transistors have limited Rout, or non-zero gds in the case of CMOS, and it is in
parallel with RP in gate-R and gate-R-II circuits, reducing QR and QL. In an effort to
increase Rout and improve Q, cascode is introduced to M1 in Fig. 2-7, resulting in the
cascode gate-R-II circuit in Fig. 2-9(a).
Zin

Zin
AC Coupling
Here
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LEQ

CP

R1
rS

M1

(a)
(b)
Figure 2-9 Cascode gate-R-II active inductor (Shinji Hara, 1988). (a) Primary circuit with ac coupling
shown; (b) Equivalent circuit showing the inductor.

The circuit was proposed by Shinji Hara et al. in 1988 using an off-chip resistor
[24, 25] and has seen many variations over the years, mostly in microwave circuits.
Small-signal analysis yields [24, 25]

Leq =

R1Cgs
gm

2

 ωC 
1
, rs =
, CP ≈  gs  Cgs
gm
 gm 

(2.19)

The improvement in QL is paltry, because rs does not change. QR, which is
determined mainly by RP, can be improved, however, not due to the improvement of
transistor Rout from the use of cascode, as believed by many researchers, but from the
Cgs of the cascode FET M2 [26, 27]. The Cgs of M2 introduces a parasitic pole to the
circuit at its source, and this generates a phase lag in the gyrator loop. As we shall
examine more closely in Section 2.5.3, a phase lag within the gyrator loop has the
effect of improving QR, and can even render the circuit unstable.
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Other efforts in compensating the loss and improving Q include replacing the R
on the gate with another gate-R active inductor (recursive topology) [28-30], as shown
in Fig. 2-10.

Figure 2-10 Recursive Gate-R-II active inductor.

The cascode gate-R active inductors were used in optical receivers for wide-band
pulse amplification [31], but also found use in RF filters [32-35] due to their potential
for higher QR, through the use of cascode and, more commonly, additional losscompensating circuitry.

2.4.3 CG-CS Active Inductors
As mentioned, many gate-R active inductors are implemented by replacing the gate
resistor with a linear-region MOSFET [14, 19, 21, 22], especially in optical receivers,
where the prevalent technology is CMOS and usually does not allow resistors and
large-value capacitors (for ac coupling) on chip. Another active inductor can be
obtained by making the same gate-FET operating in the forward-active region in
common-gate (CG) mode, as shown by Fig. 2-11, with a structure similar to that of the
cascode gate-R-II circuit. Note that if only signal-path transistors are shown, it is not
possible to tell whether the gate-FET M2 is acting as a resistor or a CG transistor, and
unfortunately, some papers do not include this information directly. One way to tell
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the operating region of the gate-FET is to observe the biasing. If there is a biasing
current source connecting to the M1 gate, M2 is likely to be operating in CG mode;
otherwise it has to be a resistor, because it has no dc biasing current path.

(a)
(b)
(c)
Figure 2-11 (a) CG-CS active inductor (Shinji Hara, 1989). (b) Small-signal ac circuit. g1 is mainly
from the gds of the biasing transistor (not shown) for M2. (c) Equivalent circuit.

Shinji Hara et al. began their active inductor research [24, 25] with the gate-R
circuit and then replaced the external resistor with a common-gate MOSFET M2 [36],
as shown in Fig. 2-11. This circuit is named “CG-CS” active inductor because the two
transistors along the signal path operate in common-gate (M2) and common-source
(M1), respectively. The original motive was to eliminate the off-chip resistor in the
gate-R cirucit and fully integrate it; however, this circuit is very remotely related to the
gate-R active inductor.
M2 is a noninverting GM between Vin and Cgs1, and M1,3 forms an inverting GM
from Cgs1 back to Vin. Note that M3 is optional and its main function is to increase the
resistance looking into the M1 drain. Using the small-signal ac equivalent circuit in
Fig. 2-11(b), the circuit input impedance is calculated as
Yin = g m2 + sCgs2 +

g m1g m2
= g m2 + sCgs2 +
sCgs1 + g1

1
Cgs1
g1
s
+
g m1 g m2 g m1g m2

(2.20)

which can be represented by the equivalent circuit in Fig. 2-11(c), with elements being
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Rp =

Cgs2
1
g1
, Cp = Cgs2 , Leq =
, rs =
g m2
g m1 g m2
g m1 g m2

(2.21)

The quality factors are
QR = Rp

Cp
Leq

=

ω Leq ωCgs2
g m1
, QL ( ω ) =
=
g m2
rs
g1

(2.22)

The circuit is a very-low-QR (≈ 1 if gm1 ≈ gm2) active inductor due to Rp = 1/gm2.
Another way to look at this is that the source of M2 is connected to the inductor port
and the resistance looking into the M2 source is 1/gm2, a small number compared with
other equivalent elements. Therefore, the claim of “lossless” for this circuit [36] is not
quite true, as confirmed by the low QR of about 2 at 3 GHz [36].
On the other hand, if g1 is sufficiently low, rs can be low, too. And QL is larger
than that of the gate-R and its derivatives, because g1 generally is much lower than
1/R1 in the gate-R circuits. So this circuit could implement an inductor with low series
resistance rs. However, there is no easy way of improving QL besides reducing g1.
The circuit’s main drawback is that for the MMIC implementation proposed by
the authors, multiple resistors and capacitors are needed to bias the transistors and
complete the signal path, increasing parasitic components and making the circuit
expensive.
Six months later, the authors reported the results of the same active inductor,
with a cascode NMOS inserted to the drain of M2 in Fig. 2-11(a) in an effort to
overcome gds-limitations and increase QL [37, 38]. This over-compensated the circuit
loss (mainly because of the extra phase shift from the parasitic poles of the two GMs
that are now both cascoded, see Section 2.5.3) and yielded a negative resistor element
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in the equivalent circuit. The authors then put a resistor in shunt with the input port to
cancel out the negative resistor and obtained a QR as high as 65 at 8 GHz [37, 38].
This method of over-compensating the loss and then introducing another loss element
is inefficient in terms of reducing circuit noise and power dissipation.
In 1996, H. Hayashi el al. introduced a similar scheme [26, 27] that overcompensates the circuit loss through the parasitic pole of the cascode transistor M3,
and then added a series, instead of shunt, resistor to the circuit to compensate the
negative equivalent resistor and obtain a high QL. W. Li et al. proposed a similar
method of improving Q [39], using instead an R-C network on the gate of the cascode
FET M3, and demonstrated a simulated Q near 8000, which is of little significance in
practical applications due to the ultra-high circuit sensitivities, which are proportional
to Q.

2.4.4 Cascode CG-CS Active Inductors
One way of implementing the CG-CS active inductor is shown in Fig. 2-12(a),
including the biasing circuit, with M1 and M2 configured as CG and CS, respectively.
Since I2 and I3 are connected to the same node, I3 can be omitted. Then if IDS1 = IDS2, I2
can also be omitted. The result is the Cascode CG-CS active inductor. This concept
was proposed by Yang et al. using BJTs in 1997 [40] (Fig. 2-12(b)), and then by Wu
and Ismail in CMOS technology [41-45] (Fig. 2-12(c)). The equivalent circuit is
shown in Fig. 2-12(d).
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Figure 2-12 Derivation of the cascode CG-CS active inductor. (a) Circuit derived from signal flow. (b)
BJT version. (c) CMOS version. (d) Equivalent circuit. (e) Modified cascode CG-CS.

Aside from a low QR that is determined by its CG-CS structure, the circuit’s
main limitation is the dc biasing. In the CMOS case, we have VGS2 = VT,n + VOD = VDS1
+ VDS2. Typically VT,n ≈ 0.4-0.6 V, and VDS has to be greater than VOD + 100 mV ≈ 0.3
V, hence the VDS margins are very limited since VGS2 is not large, and the circuit may
not work across process and temperature corners. A voltage level shifter, which adds
parasitic poles and noise, is often used on this circuit to make VDS1 + VDS2 = VGS2 +
∆V. A voltage level shifter implemented by a source follower is shown in Figure 212(e) [46]. Wu and Ismail instead inject extra current to M2 through a second current
source I2 to greatly increase VOD2 and in turn VGS2, without increasing VOD1 and in turn
the requirement on VDS1 (Fig. 2-13). Part of I2 is the “recycled” current used by the
negative resistor (cross-connected differential pair) for QR improvement [45]. I2
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cannot be totally derived from the negative resistor, in order to obtain separate tuning
for QR and Leq (frequency).
The active inductor’s signal swing is limited by the low VDS of the FETs. A
simple analysis will reveal that similar problem exists in the bipolar case without the
use of a level shifter.
VDD

VDD

I1

VB

I2

M1
Zin
M2

Figure 2-13 Wu and Ismail’s solution to dc biasing difficulty: injecting extra current I2 into M2 to raise
VGS2 without increasing VGS1, which will increase the VDS1 requirement and defeat the margin
gained through the increase in VGS2.

2.4.5 CS-CD Active Inductor and Q Enhancement using Rf
The Common-source common-drain (CS-CD) active inductor [47] is shown in Fig. 214(a). It is fundamental to a popular class of active inductors called “cascode” and
“regulated cascode” active inductors. Along the signal path, M1 and M2 are in CS and
CD configuration, respectively, hence its name. It can be roughly explained using the
gyrator principle, with M1 being the inverting GM and M2 being the noninverting GM,
though the load capacitor Cgs2 is connected across the two nodes of gyrator instead of
grounded.
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Figure 2-14 Common-Source Common-Drain (CS-CD) active inductor. (a) The circuit. (b) Small-signal
ac equivalent circuit. g1 is gds1 + gds,I1. (c) Equivalent circuit showing the inductor.

Small-signal ac analysis reveals that its input impedance is

Yin = sCgs1 +

(g m1 + g1 )(g m2 + sCgs2 )

= sCgs1 + g m1 +
= sCgs1 + g m1 +

g1 + sCgs2

≈ sCgs1 +

g m1 (g m2 + sCgs2 )
g1 + sCgs2

g m1g m2 − g m1g1
g g
≈ sCgs1 + g m1 + m1 m2
g1 + sCgs2
g1 + sCgs2

(2.23)

1
C
g1
+ s gs2
g m1g m2
g m1 g m2

which can be represented by the equivalent circuit shown in Fig. 2-14(c). The
equivalent elements are
Rp =

Cgs2
1
g1
, C p = C gs1 , Leq =
, rs =
g m1
g m1 g m2
g m1 g m2

(2.24)

If g1 is low, rs can be very low; however, Rp = 1/gm1 is a low shunt resistance, and
consequently, the CS-CD active inductor has an average QL but very low QR.
Nonetheless, this circuit is readily biased, with a low VDD requirement and a decent
maximum signal swing.
It can be shown that the CS-CD circuit exhibits a low-Q lowpass filter
characteristic from Node 1 to Node 2 in Fig. 2-14(a). The input impedance is low (=
1/gm1) and can be 50 Ω when properly designed. These two characteristics make CS35

CD as well as its derivatives, cascode and regulated cascode active inductors, suitable
for the low-noise amplifiers (LNAs) in broadband wireless communications [47-50],
even though the “low-noise” designation is not entirely true, if compared with LNAs
designed with passive inductors. The transfer function is a broadband lowpass; in
contrast LNAs using passive inductors are always narrow-band bandpass. The
broadband property also allows more noise at different frequencies pass through, so it
should be used judiciously.
A common method of enhancing the low QR is to insert a resistor Rf in the signal
loop [51-53], as shown in Fig. 2-15(b). We can include Rf in the equivalent circuit in
Fig. 2-14(b) and reveal its effect through circuit analysis; however, a quicker way to
understand the function is to recognize that Rf, together with Cgs2, creates a phase lag
in Vgs2 and in turn in Id2. As we shall see later in Section 2.5.3, a phase lag in the
gyrator loop has the effect of increasing QR. However, there are two issues associated
with this:
(1) Not all processes have large-value resistors available.
(2) Since Cgs2 is very small, to create an appreciable phase lag (~5-15°), a
resistor on the order of a few hundred kΩ may be needed, and this means a large
layout area. In reality, however, the required value of Rf is usually a little lower,
because the poly resistors have distributed R and C, and create extra phase lag.
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(a)
(b)
Figure 2-15 (a) A CS-CD active inductor simulation circuit. gds1 = 0.597 pS. (b) With a Q-enhancing
resistor Rf.

The circuits in Fig. 2-15 were simulated and their Rp are shown in Fig. 2-16. For
the circuit in Fig. 2-15(a), using Eq. (2.24) and the simulated operating points shown,
we can calculate Rp = 16.6 kΩ, Leq = 91 µH, and rs = 0.23 mΩ; these numbers are
close to the simulated results, which are Rp = 16.7 kΩ, Leq = 97.7 µH, and rs = 0.63
mΩ.
Comparing the simulation results we find that Rf does improve Q, as measured
by the Rp increase from 16.8 kΩ (cursor A) to 22.4 kΩ (cursor B). Since QR is
proportional to RP to the first order (Eq. 2.8), QR will increase by about 35%. Rf does
not change the value of Leq to the first order.
This method of creating a phase lag by inserting Rf to enhance QR is also used in
cascode and regulated cascode, as well as differential active inductors, as we shall see
later.
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Figure 2-16 Simulated Rp of the circuits in Fig. 2-15. Vx and Vy are from the circuits in Fig. 2-15(a) and
(b), respectively.

2.4.6 Cascode and Regulated-Cascode Active Inductors
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Figure 2-17 (a) Cascode active inductor. (b) small-signal equivalent circuit of M3.

As seen from Eq. (2.24), to reduce the series resistor rs of the CS-CD circuit we need
to reduce g1. In an effort to reduce g1, in many designs [51, 53-59] a cascode transistor
is introduced to the drain of M1 of the CS-CD active inductor, resulting in the cascode
active inductor as shown in Fig. 2-17(a). The common understanding is that the
cascode NFET increases Rout looking into the M1 drain and hence increases QL and QR.
However, there are two apparent paradoxes to this claim:
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1.

The PFET implementing the biasing current I1 is usually not cascoded, limiting
g1 by the PFET’s gds. The introduction of the cascode NFET M3 will therefore
reduce g1 by a maximum of about 50%.

2.

Per Eq. (2.24), g1 is only related to the series resistance rS. Reducing g1 does not
affect the low-value parallel resistor Rp [57], which limits the QR to a low value.
Nonetheless, the cascode scheme does improve QR and compensates for the

parallel resistance Rp, as verified in many papers. The true reason is that the cascode
transistor M3 creates a phase lag between its input and output current. Using the smallsignal ac circuit in Fig. 2-17(b), the relationship is

I out
1
=
I in 1 + sCgs3 g m3

(2.25)

The active inductor fR is usually 5-40% that of gm/Cgs of the FETs used, hence
the cascode FET current transfer function pole frequency is conveniently located at a
frequency of 2-20 times that of fR, with a phase lag of 3-20° at fR. As we will see later
in Section 2.5.3, this is the right amount of phase lag for QR compensation. Therefore,
cascode is an effective way of improving the CS-CD active-inductor QR, not because
that it increases Rout of the Gm cell, but because of its phase lag from the highfrequency parasitic pole. Note that the cascode FET does not significantly reduce rs
and improve QL, as it cannot reduce g1 much without inserting a cascode PFET to the
current source I1, which will increase the minimum VDD requirement.
J. Yang et al. insert a gate-biasing resistor RB (of unknown value) to the cascode
circuit (Fig. 2-18(a)) and augment Cgs3 by putting a capacitor between M3’s gate and
source, and claim that this compensates the device losses [58]. Using the ac small39

signal equivalent circuit of M3 in Fig. 2-18(b), we have

( I in − I out )

1
g m3 = I out , and
sCgs3

(2.26)

I out
g m3
=
I in sCgs3 + g m3

Comparing Eqs. (2.25) and (2.26), we find that Rb has no direct effect on the current
transfer function of M3, and therefore the circuit performance is not significantly
different from that in Fig. 2-17. Rb only works through the 2nd-order effect from the gds
of M3. Nonetheless, Rb exists on most real circuits because the output resistance of
biasing circuits is limited.
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Figure 2-18 (a) Adding Rb to the cascode active inductor. (b) Small-signal equivalent circuit of M3 and
R b.

To examine the Q enhancement of the cascode FET, a comparison simulation is
performed on the circuits in Fig. 2-19. Note that ideal current sources are used, and the
rs reduction from the use of cascode is exaggerated because there is no current source
leakage to dilute the Q enhancement. The simulation results in Fig. 2-20 show that Rp
is increased by ~ 5.5x (RP ratio = 92.5 kΩ/16.8 kΩ).
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Figure 2-19 Simulation circuits to show the Q enhancement achieved by cascode. (a) CS-CD active
inductor; (b) Cascode active inductor.

Figure 2-20 Simulated Rp of the circuits in Fig. 2-19. Cursor A and B are for circuit (a) and (b),
respectively.

Finally, by introducing M4 and I3 to regulate the M3 gate voltage, the regulated
cascode active inductor can be derived [53, 55, 60], as shown in Fig. 2-21. M4 is
biased at a fixed IDS4 = I3, thus VGS4, and in turn, VDS1, is constant, increasing the
resistance looking into the M1 drain. The cascode FET M3 further amplifies the
resistance looking into the drain of M3. The voltage regulation through M4 only makes
M3 more effective.
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The regulated cascode active inductor can be understood as a CS-CD active
inductor + g1 reduction through cascode + further g1 reduction from voltage
regulation. Note that g1 is limited by the biasing current I1 in Fig. 2-17(a) when the
resistance looking down into the cascode FET is very high, therefore, the
improvement from voltage regulation will be negligible if the cascode active inductor
is designed properly in the first place. The efficacy in improving QR researchers are
seeing from the use of voltage regulation is more likely due to the extra currenttransfer-function delay in the cascode FET from the voltage regulation, rather than due
to the g1 reduction from the use of voltage regulation.

Figure 2-21 Regulated cascode active inductor circuit.

2.4.7 Differential-Pair Active Inductor
The differential-pair active inductor [61-64] is shown in Fig. 2-22(a). The differential
pair is the simplest differential GM, and using the GM symbol, the circuit is redrawn in
Fig. 2-22(b). The circuit is recognized as a gyrator, with C1 and C2 being the parasitic
capacitance (mainly Cgs) across the drains of M1,2 and M3,4, respectively. The
noninverting GM is conveniently obtained by a cross connecting of one of the GM
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cells.

Figure 2-22 The differential-pair active inductor.

The circuit shall not be erroneously interpreted as a floating inductor, even
though it may roughly operate as one. There is a virtual ground node between the two
input terminals, as shown in Fig. 2-22(c), if the circuit is treated as a floating inductor,
the virtual ground node will become a signal node, with a parasitic capacitor, so it will
not be a good floating inductor.
The differential-pair active inductor does not have a low-impedance node in its
gyrator loop, hence it can achieve a reasonably high QR without compensation. To
further compensate for the device losses, a negative resistor made with a crossconnected differential pair can be introduced to the circuit [64]. However, very often
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the circuit is overly compensated and becomes unstable, because its g1 and gL are both
from gdss, which are orders of magnitude smaller than gm. A more common method is
to add some feedback resistors in series with the gates [61-63], as shown in Fig. 222(d). Rf, together with the Cgs it connects to, creates a phase lag in the gyrator loop.
As we shall see later in Section 2.5.3, a phase lag in the gyrator loop has the effect of
increasing QR.
The major drawback of this circuit is the difficulty of dc biasing, because it has
positive feedback for common-mode voltages with loop gain much greater than 1. It
can be found from Fig. 2-22(a) that the common-mode signal path consists of two
inverters in a loop, which has a large positive gain. Special measures such as biasing
resistors must be used to stabilize the dc biasing, which as a result, degrade the
circuit’s performance.

2.4.8 Karsilayan’s Active Inductor
During the design of a floating tunable voltage source for high-linearity GM cells,
Karsilayan and Schaumann [65] discovered that the circuit shown in Fig. 2-23(a) is in
fact a high-Q active inductor. The circuit is easily understood using the gyrator
principle. The differential pair formed by M1 and M2 is a noninverting GM cell with
input voltage at node 1 and output current at node 3, and M3 is an inverting GM with
input voltage at node 3 and output current at node 1. The parasitic capacitance, mainly
Cgs3, is thus gyrated into an equivalent inductor at node 1. Due to the inevitable
parasitic capacitance at node 1 and the circuit losses, the equivalent circuit is a
resonator, as shown in Fig. 2-23(b). The series resistor originates from the load loss gL
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at node 3.
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rS

(a)
(b)
Figure 2-23 (a) Karsilayan’s active inductor circuit. VCM is a dc voltage that sets the circuit’s commonmode voltage. (b) Small-signal ac equivalent circuit.

Karsilayan’s circuit, like the regulated cascode circuit, is readily biased, with low
VDD requirement (2VDS + VGS). Unlike the regulated cascode circuit and many other
active inductors, the two nodes in the gyrator loop are both high-resistance, and
consequently, the circuit has an intrinsically high QR. It was also proved that the
unavoidable device losses are readily compensated by tuning the parasitic capacitance
at node 2, C2, via a varactor [65]. When C2 increases, the phase lag of M1-M2
differential-pair GM cell increases, and this has the effect of increasing the QR.
It can be shown that if node 1 is driven by a current source, Iin, the output voltage
at node 3 has lowpass characteristic. If the output is taken instead at node 1, a
bandpass function, Vout = IinZin, is obtained. Alternatively, if the input voltage signal is
injected at node VCM together with a dc-voltage VCM, a lowpass voltage output can be
derived at node 1 [66]. The active inductor circuit has also been used to design
sinusoidal RF oscillators [67].
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2.4.9 Other Active Inductors
There are many other active inductor circuits [68-79] that are variations of the basic
topologies shown above, for example, by exchanging NFET with PFET in part or all
of the circuits, combining the Q-enhancement techniques, etc. However, they can
almost always be simplified down to the gyrator equivalent circuit shown in Fig. 2-3.
The actual circuit can have more equivalent devices than that; however, the benefits
from the extra devices rarely leverage the entailed disadvantages, such as lower fR
from extra parasitic capacitance, more parasitic poles/zeros from extra circuit nodes,
higher noise, and more power dissipation.

2.5 Methods of Increasing QR
There are three approaches for increasing QR: reducing g1 and/or gL in the gyrator
equivalent circuit; introducing a negative resistor; and generating phase lag. It shall be
noted that per Eq. (2.6), rS is determined by gL, which is the loss at the load node, and
the only way to reduce rS and increase QL is to reduce gL. Phase lag in the gyrator loop
will not reduce rS and improve QL.

2.5.1 Reducing g1 and/or gL in Gyrator Equivalent Circuit
From Eqs. (2.6) and (2.10) we have
QL ( ω ) ≈

ω Leq
rs

=

ωCL ( GM1GM2 )
g L ( GM1GM2 )

=

ωCL
gL

(2.27)

that is, to increase QL at a certain frequency we must increase CL/gL. Usually, the
value of CL is kept the same, but through circuit techniques gL is reduced. Note that all
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circuits can be scaled up and down, but it is the ratio that matters. This is a very
common method for enhancing Q in many circuits, such as in the cascode active
inductor. Note that reducing gL alone is sufficient to enhance QL, because as an
inductor the circuit operates at a lower frequency than as a resonator, and the effect of
gL dominates that of g1 in determining QL.

On the other hand, reducing gL is necessary, but not sufficient to obtain a high
QR, that is, a high-Q resonator, to implement designs such as narrow-band bandpass

filters. From Eqs. (2.6) and (2.8) we have

QR =

1+ g1rs
Leq C1

rs
Leq

+

g1
C1

≈

LeqC1
rsC1 + g1Leq

=

GM1GM2
C1CL
gL
CL

+

g1
C1

=

ω0
gL
CL

+ Cg11

(2.28)

QR is jointly determined by gL and g1. To enhance QR, both gL and g1 must be

reduced, a simple requirement, but not always easy to realize.

2.5.2 Negative Resistors
Many designers use negative resistors, such as cross-connected differential pairs, to
cancel out the effect of g1 or gL, or both, to improve Q. There are too many references
to be included here. One example is [45]. Negative resistors consume power and
introduce nonlinearities and noise; however, this method is easy to implement, and for
some circuit structures, is the only option.

2.5.3 Phase Lag in the Gyrator Loop
Another way to enhance QR is to introduce a phase lag into the gyrator loop. This is a
widely used method, but not always so realized by designers. For example, many
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papers attribute the higher QR of the cascode-active inductor solely to the Rout
enhancement of the cascode FET [57], and some researchers believe that the phase lag
decreases Q and hence is undesirable [59]. The following discussion will show that the
opposite is true.
Figure 2-3 assumes that both GM1 and GM2 have zero phase shift at all
frequencies concerned. This is not true in practice. The inverting GM can be
implemented by a single common-source FET and has almost zero phase shift;
however, due to transistor (either FET or BJT) properties, a noninverting GM has to be
a common-gate (cascode) FET, which yields low-Q circuits, or a differential pair [65]
(= folded cascode), and has inevitably a phase lag due to the parasitic pole(s). Note
that a single CS FET may have a phase advance at high frequencies due to Cgd.

Figure 2-24 The gyrator equivalent circuit of an active inductor. The phase lags of the GM cells are
shown to analyze their effect on Q.

The gyrator equivalent circuit including the GM phase shifts is shown in Fig. 224, where each GM cell has a frequency-dependent phase lag. The expression for input
admittance is
Yin = sC1 + g1 +

G M1e − jφ1 (ω )G M2 e − jφ2 (ω )
G G e − jφ (ω )
= sC1 + g1 + M1 M2
g L + sC L
g L + sC L
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(2.29)

where

φ (ω ) = φ1 (ω ) + φ2 (ω )

(2.30)

We first concentrate on the last term of Yin and name it Y′in = 1/Z′in,

Z in′ =
=
=

g L + sCL
g L + sCL
=
− jφ ( ω )
GM1GM2 cos φ (ω ) − j sin φ (ω )
GM1GM2e

( g L + jωCL ) cos φ (ω ) +

j sin φ (ω )

GM1GM2

(

g L sin φ

jω CL cos φ +

ω

)+ g

(2.31)
L

cos φ − ωCL sin φ

GM1GM2

= jω Leq + rs
where

Leq =

CL cos φ (ω ) +
GM1GM2

g L sin φ ( ω )

ω

, rs =

g L cos φ (ω ) − ωCL sin φ (ω )
GM1GM2

(2.32)

Therefore the circuit is equivalent to that in Fig. 2-23(b) with CP = C1, RP = 1/g1, and
Leq and rS given in Eq. (2.32).
The inductor Q is
QL ( ω ) =

jω Leq
rs

CL cos φ (ω ) + L ω ( )
= jω
g L cos φ (ω ) − ωCL sin φ (ω )
g sin φ ω

(2.33)

When φ = 0, QL is identical to that in Eq. (2.27). As φ gradually increases, QL will
increase, too, because of the cancellation in the denominator. When

φ (ω ) = tan −1

gL
ωC L

(2.34)

QL = ∞. This conclusion is contrary to that in [59], which states that the phase lag will
reduce Q. On the other hand, φ(ω) is generally derived from poles, and rarely matches
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the tan–1(1/ω) curve. So this compensation scheme for active inductors when used as
inductors can only work over a narrow frequency range.
The input impedance can also be written as
Z in =
=
=

1
− jφ ( ω )

e
g1 + sC1 + GM1gGLM2+ sC
L

g L + sCL
s C1CL + s CL g1 + C1 g L − GM1GωM2 sin φ + g1 g L + GM1GM2 cos φ

(

2

s2 + s

(

)

s
C1
g1
C1

+ Cg1CLL

)

+ CgLL − GM1ωGCM21CLsin φ +

g1 g L + GM1GM2 cos φ
C1CL

s
C1

=

s2 + s

(2.35)

+ Cg1CL L

ωR

QR

+ ωR2

with

g1 g L + GM1GM2 cos φ
GM1GM2 cos φ
≈
C1CL
C1CL

ωR =

QR =

ωR
g1
C1

+

gL
CL

−

GM1GM2 sin φ ( ωR )
ωR C1CL

≈

g1
C1

+

gL
CL

ωR
ω
= R
− ωR tan φ (ωR ) a − b

(2.36)

(2.37)

where
a=

g1
C1

+ CgLL , b = ωR tan φ (ωR )

(2.38)

The terms a and b represent the intrinsic circuit loss and the compensation effect
through the total loop phase lag, respectively. There are a few observations:
1.

As φ increases from 0 to ≤ π/2, QR will increase. By our notation, φ > 0
represents a phase lag.

2.

The φ value near ωR determines QR. φ values at other frequencies have no direct
effect on QR.
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Only the total phase lag φ = φ1 + φ2 matters. The φ distribution between GM1 and

3.

GM2 does not matter.

φ compensates both g1 and gL for QR.

4.
When

φ (ωR ) ≥ sin

−1

(

g1
C1

)

+ CgLL ωR C1CL

(2.39)

GM1GM2

QR will be ∞ or negative, an inadvisable situation, as the implemented circuit will be

unstable and self oscillate. Nonetheless, this indicates that φ can fully compensate
losses contributed by g1 and gL at ωR.
The phase lag in the gyrator loop can be created through the use of a cascode
transistor, a resistor to create R-C delay, or a tunable capacitor. These methods are
discussed in the survey of active inductors above.

2.5.4 QR Sensitivities
Using Eq. (2.37) we can calculate the QR sensitivities with respect to a and b as
SaQR =

a ∂QR
a
= −QR
QR ∂a
ωR

(2.40a)

SbQR =

b ∂QR
b
= QR
QR ∂b
ωR

(2.40b)

which are both proportional to QR, and restrict the maximum realizable QR in practice.
a and b are both related to circuit biasing and temperature. If QR is designed overly

high, e.g., at 400, it is going to be highly sensitive to circuit variations and
disturbances, and a very small change may push QR to thousands or negative
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(unstable), or down to 200s. This is not surprising, since a high QR is derived from a
delicate and measured cancellation between the effects of intrinsic circuit losses and
QR compensation, that is, QR = 1/(large1 number – large number). When the two

numbers are close, a small error in either will dramatically change QR. This is the
well-known problem entailed by setting a critical circuit parameter, here Q, via the
measured coordination of different effects. If the parameter is set by the coordination
of the same effect, for example, Q by a capacitor ratio, then the parameter will be very
insensitive to circuit errors [10].

2.6 Noise of Gyrator-Based Active Inductors
Inevitably, all active inductors are noisy, since they are build with transistors (and
resistors in some circuits), which generate noise. In most cases, noise is an undesirable
attribute, and we would like to understand the generation mechanism and the
fundamental limits, and reduce it if possible. The noise of active inductors can be
represented as an equivalent shunt noise current, in2 in Fig. 2-25. The noise current in2
has a unit of A2/Hz, and is generally a function of frequency, i.e., in2(f). This is
sufficient in the noise analysis of typical active inductor applications, limiting/lownoise amplifiers, oscillators, and bandpass filters, and is more convenient than a series
noise voltage, since in these applications, the active inductor is used as a shunt
element rather than a series element.

1

“Large” is relative to the difference between the two numbers.
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Figure 2-25 The noise model of an active inductor.

Figure 2-26 A gyrator-based active inductor showing noise elements.

The active inductor based on a gyrator is shown again in Fig. 2-26, including the
noise elements from the transconductors. The noise of transconductors can be modeled
as an equivalent input noise voltage, vn,i2 (V2/Hz), in series with the input port or an
equivalent shunt noise current, in,o2, at the output, and they are related by
2
2
in,o
= GM2 vn,i

(2.41)

The noise voltage vn,i2 has a unit of V2/Hz, and generally is a function of
frequency, too. We choose to use the equivalent current. A higher value GM will have
higher noise level; however, a complicated circuit structure may also yield a higher
noise level. A measure of transconductor noise level is herein defined as noise-factor
coefficient, by dividing its squared noise to that of a resistor of equal value,
K NF

2
in,o
=
4kTGM

(2.42)
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It can be shown that KNF is unitless, and for a resistor, KNF = 1. Note that a high
KNF may be a byproduct of other desirable features, such as high linearity. The

conductors g1 and gL represent transconductor output losses; they are not physical
resistors and their noise contributions have been included in in,o1 and in,o2 (both in
A/Hz1/2), hence their noises are not shown separately in the circuit.

Next we use node equations to derive the equivalent noise of the active inductor.
From the node equation at VL,

VL ( sCL + g L ) = GM1V1 + in,o1

(2.43)

we have

VL =

in,o1
GM1
V1 +
sCL + g L
sCL + g L

(2.44)

Note that the node voltages VL and V1 are actually noise voltages, since we are using
node equations for noise analysis, and have a unit of V/Hz1/2. The same is true for the
voltage and current signals in other noise analysis equations. Plugging this into the
node equation at V1,

V1 ( sC1 + g1 ) + GM2VL = in,o2

(2.45)

we have

V1 ( sC1 + g1 ) +

1

( sCL + g L ) (GM1GM2 )

V1 +

GM2
in,o1 = in,o2
sCL + g L

(2.46)

where (sCL + gL)/(GM1GM2) is recognized as the lossy inductor converted from the
load by the gyrator, and the third term is an equivalent shunt noise current. In other
words, the effect of noise source in,o1 can be moved to the output of GM2 by a transfer
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function, despite the existence of a feedback loop formed by GM1 and GM2. Thus, the
total equivalent noise current in shunt with the input port of the active inductor is
2
in2 = in,o2
+

2
2 2
GM2
2
i 2 = in,o2
+ TN1 (ω ) in,o1
2 2
2 n,o1
ω CL + g L

(2.47)

where TN1(ω) is the noise transfer function for in,o1.
Therefore, the noise contribution from in,o1 has been shaped by a low pass
transfer function. As a special but representative case, consider GM1 = GM2, C1 = CL,
and ignore the effects of g1 and gL, at the frequency ω = ωR = GM1/C1, we have
2
in2 = in,o2
+

2
GM1

( GM1

C1 ) C + 0
2

2
1

2
2
2
in,o1
= in,o2
+ 1 ⋅ in,o1

(2.48)

i.e., the noise transfer function for in,o1 is 1. For frequencies ω < ωR, the magnitude of
the noise transfer function for in,o1 will be greater than 1:
TN1 (ω ) =
2

2
2
GM2
GM2
CL2 ωR2
≈
≈ 2 >1
ω 2CL2 + g L2
ω2
ω

(2.49)

Using the definition of Eq. (2.42), we have
2
in2 = in,o2
+



ωR2 2
ωR2
i
=
4
kT
K
G
+
K NF1GM1 
 NF2 M2
2 n,o1
2
ω
ω



(2.50)

Therefore, for a given ωR and ω (< ωR), to reduce overall equivalent noise, we should
reduce in,o1; whether this means GM1 should be less than GM2 depends on the GM
structure’s noise factors KNF1 and KNF2. Note that for practical circuits, the GM1 and
GM2 values cannot be too different, for example, more than an order of magnitude,

because the parasitic effects (e.g. Cin, Cout, phase shift) of the larger GM cell can
overwhelm the smaller GM cell.
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Similarly, in the case of KNF1 = KNF2, we cannot make GM1 = 0 to minimize the
overall noise. In other words, depending on the particular circuits, a GM1 to GM2 ratio
optimum for low noise is likely to be outside of practicality.
Per Fig. 2-26, when the active inductor port is floating, the equivalent output
noise voltage, vn,o (V/Hz1/2), on the port will be
2
2
vn,o
(ω ) = Z in (ω ) in,o
(ω ) or vn,o (ω ) = Z in (ω ) in,o (ω )
2

(2.51)

which is the equivalent shunt noise current shaped by the active inductor Zin profile.

2.7 The All-NMOS Active Inductor (New in This Work)
2.7.1 The All-NMOS Active-Inductor Circuit
This circuit is developed from Karsilayan’s circuit (Fig. 2-23) and is shown in Fig. 227 [80-82]. Its Zin is equivalent to that of a grounded inductor. It is new in this work,
and the main difference from Karsilayan’s circuit is that the noninverting GM is
implemented using an NMOS differential pair rather than a PMOS differential pair.
The inverting GM is not changed. NFETs have higher mobility than PFETs and thus
the active inductor has higher self-resonance frequency fR due to its all-NMOS signal
path. The frequency improvement is about 30%2.

2
fR of the all-NMOS active inductor is measured to be 5.7 GHz at 0.2-µm gate length, while in
Karsilayan’s circuit fR was measured to be 4.1 GHz for the same technology and gate length. Results of
the latter are unpublished.
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(a)
(b)
Figure 2-27 (a) The all-NMOS signal-path active-inductor circuit. (b) Equivalent circuit.

The circuit’s operation can be understood by tracing the signal flow. Transistors
M1 and M2 implement a noninverting GM, labeled GM1 (= 0.5gm1, if gm1 = gm2 and the

loss at node 2, g2, is zero), with input voltage V1 and output current at V3. M3 is an
inverting transconductor, labeled –GM2 (= –gm3), with input voltage V3 and output
current at V1. Thus, GM1 and –GM2 form a gyrator, and convert the parasitic capacitor
C3 at Node 3 into a grounded inductor, Leq = C3/(GM1GM2), at node 1. The signal path

consists of only NMOS transistors to take advantage of their higher mobility for the
same device geometry. Therefore, the circuit can operate at a higher frequency [80,
81] than those built with a CMOS signal path [65-67]. The minimum VDD is VDS,p +
VGS,n + VDS,n, which is around 1 V depending on the IC process and biasing conditions.

For comparison, the minimum VDD requirement of Karsilayan’s circuit is VDS,p + VGS,p
+ VDS,n. The difference in VDD requirement of the two circuit is VT,n – VT,p, which is
determined by the process, when the transistors have the same overdrive voltages.
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2.7.2 Small-Signal Analysis

Figure 2-28 Small-signal equivalent circuit of the active inductor in Fig. 2-27(a). gm1-3 are the
transconductances of M1-3, and C1-3 and g1-3 are the total parasitic capacitances/conductances at
nodes 1-3, respectively. C2 also includes the capacitance from a small varactor for Q tuning.

The input impedance Zin can be derived from an analysis of the small-signal ac
equivalent circuit in Fig. 2-28. A mathematically accurate expression including all
terms can of course be obtained; however, to provide designers with better insight, a
few small parasitic terms are neglected when summed with dominant terms. The
approximate expression is
s
g
+ 3
C1 C1C3
Z in (s ) ≈
g
g
ggC
C  g g g
s 2 + s  1 + 3 + 1 3 2 − ω 2 2  + m2 m1 m3
C
C
C
C
G
G  G C1C3
3
1 3
 1

(2.52)

where G = gm1 + gm2 + g2, and the equivalence s3 = –ω2s has been used, because the
effect of the negative real pole from the s3 term is not dominant, compared with that of
the dominant conjugate complex poles. The format of Zin shows that it is equivalent to
an RLC network, as shown in Fig. 2-27(b): the denominator together with the s term in
the numerator indicates an LC resonance with limited Q, and the real term in the
numerator indicates a resistor in series with the inductor. The element values can be
determined from Zin as follows. At dc (s = 0),
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Z in ( 0 ) =

g ( g + g m2 + g 2 ) g 3 ( g m1 g m2 + 1 + g 2 g m2 )
g 3G
= 3 m1
=
g m1 g m2 g m3
g m1 g m2 g m3
g m1 g m3

g3
≈
= rs , when g m1 ≈ g m2 and g 2 << g m1 , g m2
0.5 g m1g m3

(2.53)

where rs is the resistor in series with Leq; it dominates Rp(ω) at dc. At very high
frequencies, Zin ∝ 1/(sC1), hence the parallel capacitor is
C p = C1

(2.54)

The resonance frequency is

ωR =

g m1g m2 g m3
0.5 g m1g m3
≈
=
GC1C3
C1C3

1
LeqC1

(2.55)

At intermediate frequencies between g3/C3 and ωR, Zin(s) can be transformed into

sGC3 
g 3 C3 
sGC3
(1 + 0 )
1 +

g m1 g m2 g m3 
s 
g m1 g m2 g m3
Z in ( s ) = 2
≈
0 + 0 +1
s
s  g1 g 3 g1 g3C2
2 C2 
+ 2 +
+
−ω
+1

2
G
ωR ωR  C1 C3 C1C3G
=s

GC3
= sLeq ,
g m1 g m2 g m3

when

(2.56)

g3
<< s << ωR
C3

which represents an inductor. Leq can also be derived from Eqs. (2.54) and (2.55),
Leq =

GC3

C3

≈

g m1 g m2 g m3

0.5 g m1 g m3

, when g m1 ≈ g m2 and g 2 << g m1 , g m2

(2.57)

The quality factor at ωR is
Q R = Q (ω R ) =

g m1 g m2 g m3
g1
C1

+

g3
C3

−

C2 



G 

(GC1C3 )
2
ωR

−

g1 g 3 

=



C1C3 

where a and b are
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ωR
a −b

(2.58)

a=

g1
C1

+

g3
C3

, b=

C2 

gg 
2
ωR − 1 3 

G 
C1C3 

(2.59)

a represents again the intrinsic loss of the circuit and b represents the compensation
effected through C2. C2 is at the internal node of the noninverting GM. A larger C2 will
yield a larger phase lag φ in the noninverting GM and hence a larger QR, per Eq. (2.37).
Since gi << gmi, i = 1, 3, we always have

ωR2 −

g1 g 3
1  g m1 g m2 g m3
1  g m1 g m3


=
− g1 g 3  ≈
− g1 g 3  > 0


C1C3 C1C3 
G
 C1C3  2


(2.60)

hence the loss compensation through C2 is guaranteed. When

 g1

C2 = 

 C1

+

g3 

g g  G
G
≈ 1 + 3 2

2
C3  ωR − g1 g 3 ( C1C3 )  C1 C3  ωR

(2.61)

QR will be infinite. Although QR = ∞ is not advisable in practice since the circuit will
oscillate, it nevertheless indicates that there is no upper limit on QR with this activeinductor structure because C2 can compensate the effects of g1, g2, and g3, that is, of all
losses in the circuit, around fR. But observe the potentially huge sensitivities in Eq.
(2.40) as QR increases.
The shunt equivalent resistor Rp can be derived from Eq. (2.8),
Rp = QR

Leq
Cp

1

=
g1 + g 3

C1
C3

−

C1C2 



G 

2
ωR

−

g1 g 3 



C1C3 
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(2.62)

(a)

(b)
Figure 2-29 Example simulations of the all-NMOS signal-path active inductor in a pseudo-differential
structure. (a) The active inductor circuit with biasing and tuning components shown. (b) The
magnitude of Zin as simulated in the TSMC 0.18-µm standard digital CMOS process. Transistor
sizes (W/L in µm) and nominal bias values are: M1, 2, 3 3/0.2, MIF, IS/2 6/0.2, MIS 8.4/0.2, MF
1.5/0.4, MQ 3/0.4, IMIF = IMIS = 250 µA, VF = VQ = 0.6 V, VCM = 1.325 V, VDD = 1.8 V, fR = 6.68
GHz, QR = 106. Shown in the insert are the (“Nominal”) plot of Zin “zoomed-in” around fR at the
above biasing conditions, and two others showing fR and QR tuning. When VF is reduced to 0.3
V, fR = 6.613 GHz, and QR becomes 87; when VQ is reduced to 0.3 V, QR = 289 and fR becomes
6.658 GHz. Other conditions remain the same in both cases.

The QR enhancement and tuning are achieved solely through the capacitor C2
(tuned by the varactor MQ, see Fig. 2-29), whose major portion is already in the circuit
as a parasitic component; no additional loss-compensation circuitry, such as negative
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resistors, is used. Hence, there is no power and only a small frequency penalty3 for
obtaining a large QR, and the circuit structure is very concise and efficient.
The complete circuit is shown in Fig. 2-29(a) and some representative simulation
results are contained in Fig. 2-29(b). Two varactors, MF and MQ, are added for tuning
fR and QR, respectively. Tuning of fR and QR via varactors is relatively independent
within a moderate tuning range; hence there will be little or no need for tuning
iterations. Note that single-transistor current sources can be used because their higher
output losses are readily compensated by the choice of C2. This saves devices, power
and makes the active inductor/resonator suitable for low-voltage designs. As seen
from Eqs. (2.55) and (2.58), fR and QR are also tunable via the bias currents IF and IS
over a wider range, since they change the values of gm and gds.
To verify the equations, the circuit was simulated. As shown in Fig. 2-29(b),
below 40 MHz, Zin is roughly equal to a 146-Ω resistor; between 500 MHz and 4 GHz,
|Zin| ∝ ω and is equivalent to an inductor of 31 nH in series with the 146-Ω resistor;
above 12 GHz, |Zin| ∝ 1/ω: it behaves like a capacitor of 16.8 fF. All frequency ranges
are approximate as there is no clear cutoff between the regions. Its resonance
frequency is fR = 6.68 GHz, and QR = 106.
The small-signal parameters, gm1 = 1.15 mS, gm2 = 1.14 mS, gm3 = 1.15 mS, C1 =
16.8 fF, C2 = 16.4 fF, C3 = 20.4 fF, g1 = 132 µS, g3 = 91 µS, and G = 2.44 mS are
found from the operating points. Using these parameters in the equations, the circuit

3

Unlike C1 and C3, C2 has only a second-order effect on fR, as shown by Eq. (2.55). However, as
expected, increasing C2 does reduce fR by a relatively small amount due to second- and higher-order
effects through the parasitic elements in the equivalent circuit (Fig. 2.28).
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parameters, Leq, rs, fR, QR and Rp can be calculated, as shown in Table 2-1. The
calculated parameters are very close to the simulation results. Nevertheless, it is noted
again that due to the potential high circuit sensitivities when QR is high and the
approximation made in the small-signal circuit, the equations are not given for
obtaining precise circuit performance, but to provide insight into the circuit’s
operation and to facilitate an informed design process. More accurate circuit
performance in design should be obtained from circuit simulations, based on accurate
device modeling and layout parasitics extraction.
Table 2-1 Calculated versus Simulated Results for the All-NMOS Active Inductor
Parameter
Unit
Sims
Calc'ed
Equation
gm1
mS
1.15
gm2
mS
1.14
gm3
mS
1.15
C1
fF
16.8
C2
fF
16.4
C3
fF
20.4
g1
uS
132
g3
uS
91
G
mS
2.44
Leq
rs
fR

ωR
QR
Rp

nH
Ohm
GHz
Grad/s
kOhm

31
146
6.68

33.0
147.3
6.76
42.5

106
140

97
137

(2.57)
(2.53)
(2.55)
(2.55)
(2.58)
(2.62)

2.7.3 Noise Analysis

Figure 2-30 The noise model of a pseudo-differential active inductor.
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The noise model of the pseudo-differential inductor is shown in Fig. 2-30. From
2
2
2
2
vn,o
= vn,o1
+ vn,o1
= 2 ⋅ vn,o1

(2.63)

we have
vn,o1 =

vn,o

(2.64)

2

Thus, the equivalent shunt noise current for each half of the active inductor is
in,o1 =

vn,o1
v
= 2 n,o = 2in,o
Z in 2
Z in

(2.65)

This is verified by circuit simulation results shown in Fig. 2-31, as in,o1 = 10.51
pA/Hz1/2 at 6.68 GHz, while

2in,o = 9.73 pA/Hz1/2 per Fig. 2-31. The difference is

about 7.4%.

Figure 2-31 The equivalent output noise currents of the all-NMOS active inductor. The biasing
conditions are the same as those in Fig. 2-29.

Next we will use the theory in Section 2.6 to derive the noise equations for the
two GM cells in the all-NMOS active inductor. For an NFET and a PFET carrying the
same ID, for example, M3 and MIF, we typically choose the similar gate overdrive
voltage, to even the dynamic-range limiting and as a recommended circuit design
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practice, that is
Vod,p

2ID

=

Vod,n

2ID

µpCox,p ( WL )p

µnCox,n ( WL )n

=

µnCox,n ( WL )n
≈1
µpCox,p ( WL )p

(2.66)

Thus we have

g m,p
g m,n

=

2 I D µpCox,p ( WL )p

2 I D µnCox,n ( WL )n

= 1, when I D,p = I D,n

(2.67)

Therefore, for GM1 (M1 and M2 in Fig. 2-29(a)), assuming gm1 = gm2 = 0.5gm,IS
(because they have the same VOD) and ignoring flicker noise and the effect of C2 at
node 2, we have
2
no,gm1

i

≈ (i

2

2
n,M1

+i

2
n,M2

+i

2
n,MIS



2
)  g +1 g  gm22 + in,MIS/2
m2 
 m1
2

 1  2
≈  4kT Γ n g m1 + 4kT Γ n g m2 + 4kT Γ n ( 2 g m2 ) 
 g m2 + 4kT Γ p g m2
 2 g m2 
1
≈ 4kT Γ n ⋅ 4 g m1 ⋅ + 4kT Γ p g m1 = 4kT ( Γ n + Γ p ) g m1
4

(2.68)

where Γn and Γp are approximately 2/3 for long-channel (L ≥ 1.0 µm) devices, but
could be 1-2 in short-channel devices. Since GM1 ≈ 0.5gm1, the noise factor coefficient,
KNF,1, is calculated per Eq. (2.42)
K NF,1 =

4kT ( Γ n + Γ p ) g m1
4kT 0.5 g m1

= 2 ( Γn + Γp )

(2.69)

Similarly, for GM2 (M3 in Fig. 2-29(a)), using the conclusion from Eq. (2.67), we
have
2
2
2
ino,gm2
= in,M3
+ in,MIF
= 4kT Γ n g m3 + 4kT Γ p g mIF ≈ 4kT ( Γ n + Γ p ) g m3
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(2.70)

Since GM2 = –gm3, we have
K NF,2 =

4kT ( Γ n + Γ p ) g m3
4kTg m3

= Γn + Γp

(2.71)

Figure 2-32 The output noise currents of an NFET and a PFET in TSMC 0.18-µm CMOS. Cursor A
rests on 1/f noise region; cursor B rests on thermal noise region.

To use the above results, we need to know the noise parameters of the
MOSFETs used in the all-NMOS active inductor. The TSMC device BSIM3 models
have noise parameters available, of course; however, the equations for calculating
noise using them are very complex, and we need something simpler for hand
calculation. Therefore, we will extract simple noise model parameters from
simulations. Figure 2-32 shows the output noise current of a 3.0/0.2 µm NFET and
6.0/0.2 µm PFET, which are used in the active-inductor circuit (varactor noise is not
considered). Using the following MOSFET noise model [46],

Kg
idn2
=
g m2 + 4kT Γg m
t
∆f W ⋅ L ⋅ f

(2.72)

the noise model parameters can be extracted from simulation results:
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2
dn,nfet

7.622 × 10−23 2
=
g m,n + 4kT ⋅ 0.8786 ⋅ g m,n , extracted on 3.0 0.2 µ NFET
W ⋅ L ⋅ f 0.825

2
dn,pfet

8.599 × 10−22 2
=
g m,p + 4kT ⋅ 0.9685 ⋅ g m,p , extracted on 6.0 0.2 µ PFET
W ⋅ L ⋅ f 1.25

i
i

(2.73)

The flicker noise corner frequencies are 318 MHz and 1.1 MHz for the NFET
and PFET at the above W/Ls, respectively. Ignoring the effect of flicker noise, the
noise factor coefficients for GM1 and GM2 are calculated to be KNF1 = 3.6942 and KNF2
= 1.8471, respectively. Plugging in GM1 ≈ gm2 = 1.1 mS, GM2 ≈ gm3 = 1.2 mS, we
expect their output noise currents being

ino,gm1 = 4kTGM1K NF1 = 8.20 pA

Hz

ino,gm2 = 4kTGM2 K NF1 = 6.06 pA

Hz

(2.74)

which are close to the simulation results of 6.47 pA/Hz1/2 and 5.89 pA/Hz1/2 shown in
Fig. 2-33. The difference for ino,gm1 is mainly because the lowpass filtering effect of C2
at node 2 is ignored in the above analysis. C2 will reduce the noise appearing at the
output of GM1.
The noise of the active inductor in Fig. 2-29(a) built in a pseudo-differential
structure was simulated and extracted for half of the circuit, as shown in Fig. 2-32.
Ino,gm1 and ino,gm2 are the equivalent output noise current of GM1(M1 and M2 in Fig. 2-

29(a)) and GM2(M3 in Fig. 2-29(a)), respectively, and can be approximately obtained
by ac grounding the input node and placing a current probe with correct dc voltage at
the output node. Also shown is the single-ended output noise current in,o1 (panel 2).
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Figure 2-33 Noise simulation results of the GM cells in the active inductor in Fig. 2-29(a). The biasing
conditions are given in Fig. 2-29. Panel 1 shows the output noise current of GM1 and GM2,
respectively. Panel 2 shows the output noise current of the active inductor. All data are extracted
from half of the circuit in a pseudo-differential structure.

Using Eq. (2.50) in Section 2.6, the equivalent shunt noise current of the active
inductor at fR is expected to be



ω2
in = 4kT  K NF2GM2 + R2 K NF1GM1  = 10.2 pA
ωR



Hz

(2.75)

very close to the simulation results of 10.51 pA/Hz1/2 shown in Fig. 2-33 (Panel 2).
Per Eq. (2.51), the noise voltage across the active inductor port is the equivalent
shunt noise current times the port impedance. This is confirmed by the noise
simulation results of the prototype active inductor shown in Fig. 2-34. in,o (A/Hz1/2) is
the equivalent shunt noise current measured across the two terminals, Voa and Vob,
using a current probe. Mag(Zin) is the magnitude of Zin measured across terminals Voa
and Vob. It is found that the equivalent output noise voltage, vn,o (V/Hz1/2), completely
overlays the product of mag(Zin) and in,o, as predicted by Eq. (2.51).
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Figure 2-34 The noise of the active inductor shown in Fig. 2-29.
Table 2-2 All-NMOS active inductor noise summary
Parameter
Unit
Sims
Calc'ed
GammaN
0.8786
GammaP
0.9685
KNF1
3.6942
KNF2
1.8471
GM1
mS
1.14
GM2
mS
1.15
ino,gm1
pA/sqrt(Hz)
6.47
7.82
ino,gm2
pA/sqrt(Hz)
5.89
5.53
in,o1
pA/sqrt(Hz)
10.51
10.24
in,o
pA/sqrt(Hz)
6.88
7.24
Zin (between Voa and
Vob)
kOhm
278.0
273.3
vn,o
uV/sqrt(Hz)
1.91
1.98
All at fR = 6.68 GHz

Equation
(2.73)
(2.73)
(2.69)
(2.71)
Tab(2.1)
Tab(2.1)
(2.74)
(2.74)
(2.75)
(2.65)
(2.62)
(2.51)

Table 2-2 summarizes the all-NMOS active-inductor noise simulation and
calculated results. The Zin is about twice that of the value in Table 2-1, because it is
taken differentially here between Voa and Vob. The calculated results match the
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simulation results.

2.8 All-NMOS-II Active-Inductor Circuit (New in This Work)
This circuit was initially developed as a precision analog signal driver, with a constant
unity gain and very high linearity. But when configured differently, it can be an active
inductor with an all-NMOS signal path and hence was designated “all-NMOS-II active
inductor”. It has the same high-frequency capability of the previous circuit with a
1.414 times improvement in fR.

2.8.1 The Circuit as a Precision Analog Signal Driver
The primary circuit is shown in Fig. 2-35. MB1-3 are biasing transistors acting as
current sources. MB1 and MB2 are matched, and MB3 can be different depending on the
application requirement. For reasons we will see below, MB1 and MB2 have almost
identical Vdss with low dynamic variation, hence cascode is not necessary to ensure
their IDS match. And we will find that the gds of MB3 does not affect the circuit’s
performance and hence cascode is not necessary on MB3 either. M1 and M2 have
identical aspect ratios and their W and L are chosen based on the requirements on the
maximum operating frequency and VIN-VOUT dc mismatch.
M3 and M4 have identical length, which is chosen based on frequency

requirement and process variation, and their widths are chosen according to
WM4 I1 + I 2 2 I1
=
=
WM3
I3
I3

(2.76)
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Figure 2-35 The all-NMOS-II circuit configured as a precision analog signal driver.

The source degeneration resistors RS1 and RS2 are optional, and merely create an
extra degree of freedom in the circuit design. RS1 raises the source voltage of M4 by a
fixed amount, and RS2 degenerates M3 and reduces the capacitance looking into the M3
gate. Their values are chosen to satisfy

RS1 ( I1 + I 2 ) = RS2 I 3 or VS4 = VS3

(2.77)

Therefore,
V3 = Vgs3 + VS3 = Vgs4 + VS4 = V4

(2.78)

Since M1 and M2’s sources are connected to the same node V2, we have two desired
outcomes at the same time:
Vds1 = Vds2 and

Vds,MB1 = Vds,MB2

(2.79)

The latter fulfills our identical Vds assumption on MB1 and MB2 above and makes I1 =
I2, since MB1 and MB2 have the same geometry and VGS. The former, together with
I d,M1 = I d,M2 , Vt,M1 = Vt,M2 , WM1 = WM2 , LM1 = LM2

(2.80)

Vgs,M1 = Vgs,M2 , or Vgs1 = Vgs2

(2.81)

yields
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after simplifying the notation. This is guaranteed by the feedbacks within the circuit,
of course, since Vgs controls Id and Id does not control Vgs. Since
Vin − V2 = Vgs2 , Vout − V2 = Vgs1

(2.82)

we have
Vin = Vout

(2.83)

and this is enforced by the feedback through M3.
Assuming that when the circuit is in dynamic operation, Vin increases by ∆Vin (>
0), and consequently Vout and V2 both increase by (approximately) ∆Vin. Using the
MOSFET I-V equation, when their IDS’s are constant4, the Vgs change of M3 and M4
from their Vds change through the channel-length modulation effect is solved as
dVgs
dVds

=

d (VT + Vod )
λVod
λV
g V
=−
≈ − od = − ds od
dVds
2 (1 + λVds )
2
2 I ds

(2.84)

Note that λ is a very small number, and hence dVgs/dVds is very small. Since M3
and M4 have identical Vod and λ, they have the identical Vgs change of
∆Vgs3,4 = ∆V3 = ∆V4 ≈ −

λVod3
2

∆Vin

(2.85)

again, a very small number. The Vds changes for M1 and M2 will be

 λV 
∆Vin − ∆Vin = −∆Vin  1 + od4 
2
2 

λV
 λV 
= ∆V3 − ∆V2 ≈ − od3 ∆Vin − ∆Vin = −∆Vin  1 + od3  = ∆Vds1
2
2 


∆Vds1 = ∆V4 − ∆V2 ≈ −
∆Vds2

λVod4

4

(2.86)

The IDS’s of M3 and M4 will change slightly due to the channel-length modulation effect on MB1-3 that
is determined by the solution of the next few equations. This has very little effect and is neglected to
simplify the discussion.
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∆V3 and ∆V4, both < 0, will increase I1 and I2 slightly by the same amount through the
channel-length modulation of MB1 and MB2, and ∆Vds1 and ∆Vds2, both <0, will
increase Vgs1 and Vgs2 slightly by the same amount. Per Eq. (2.82),
∆ (Vout − Vin ) = ∆ (V2 + Vgs1 ) − (V2 + Vgs2 ) = ∆ (Vgs1 − Vgs2 )
= ∆ ( ∆Vgs1 − ∆Vgs2 ) = 0

(2.87)

Hence, the 2nd-order effects of MOSFETs have no direct effect on ∆(Vout – Vin). The
2nd-order effects are repeatedly subtracted from each other before they reach ∆(Vout –
Vin), that is
AV =

dVout
d
d
=
Vgs1 − Vgs2 + Vin ) =
(
(Vgs1 − Vgs2 ) + 1 = 1
dVin dVin
dVin

(2.88)

Therefore, we have Vout = Vin and ∆Vout = ∆Vin, and three interesting results
ensue:
1.

The dc (or common-mode) voltages VOUT and VIN are the same, less the VT
mismatch between M1 and M2.

2.

∆Vout = ∆Vin and the gain is equal to 1.0. VT mismatches have no direct impact
on the gain (Eq. 2.85) and consequently the gain is constant across processtemperature corners.

3.

Since Vout follows Vin exactly, the small-signal linearity (IIP3) is high and the
linearity is preserved over a wide input signal range.

2.8.2 Analysis using Feedback Theory
The constant gain and high linearity of the circuit may also be explained using the
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feedback theory. Considering small signals only, the drain current of M1 is gm1(Vout –
V2), and it is converted into voltage V4 by multiplying the total conductance looking
into node V4, g4. V4 is further transferred to V2 by gm4/(gm1+gm2), as shown by the
block diagram in Fig. 2-36:

Figure 2-36 The local feedback loop within the circuit.

The transfer function is
g

g

m1
m4
V2
m2
= g4gm1gm1 + ggm4
Vout 1 + g4 gm1 + gm2

≈
Vod1 =Vod2 ≈Vod4 , and Eq(2.67)

g m1 2 g m1
g 4 g m1 + g m1
g m1 2 g m1
g 4 g m1 + g m1

1+

=

⋅1

g m1
g4
g m1
g4

1+

⋅1

≈ 1 (2.89)
g m1 g 4 >>1

Next Vin and V2 are subtracted by M2, whose drain current is converted into the voltage
V3 by the total conductance looking into node V3, g3, and V3 is transferred to Vout by
g′m3/gout (g′m3 = gm3/(1+ gm3RS2) is gm3 with the degeneration effect of RS2). gout is the
total conductance looking into node Vout. This process can be represented by the
diagram in Fig. 2-37:

Figure 2-37 The main feedback loop within the circuit.

Its transfer function is
AV =

′ (g 3 g out )
g m2 g m3
≈1
′ (g 3 g out ) g m2 g m3
′
1 + 1 ⋅ g m2 g m3
>>1
g 3 g out
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(2.90)

The loop gain of the main feedback is ∝ (gm/gds)2, that is, very high; the local feedback
loop gain is ∝ (gm/gds) and lower, but sufficient. The voltage gain of the circuit is 1
because the feedback factors of the two loops are both 1, determined by the circuit
architecture, not by component matching, and the high loop gain ensures that the
voltage gain is constant with process, temperature variations, and device mismatches.

2.8.3 AC Small-Signal Analysis
For this circuit, we may of course draw the entire ac equivalent circuit and conduct a
symbolic circuit analysis. However, due to the high number of parasitic capacitors, the
transfer function will be high-order and the mathematics will be too complex to bring
any design insights. Therefore, we will break the circuit into functional blocks with
unilateral signal transfer functions, and judiciously neglect parasitic terms in the
circuit equations.
The circuit is decomposed into three blocks: voltage transfer block from Vout to
V2; M2 as a noninverting transconductor with input being V2 and output at V3; M3 as a
source-degenerated inverting transconductor with input being V3 and output at Vout.
The ac small-signal equivalent circuit of the voltage transfer block is shown in Fig. 238, where 1/gm2 is the resistance looking into the M2 source and is the load of the
block, g4 and C4 are the parasitic conductance and capacitance at V4, respectively.
From the node equations for V4 and V2, we solve the transfer function as5

5

The circuit is assumed to be driven by a voltage source with zero source impedance, a reasonable and
acceptable assumption for this circuit, since the capacitive loading effect of the M2 gate to the M3 drain
is considered in the following analysis.

75

m1
s 2 + s Cggs1
+ gCm1gs1gCm44
V2
T (s) =
=
Vout s 2 + s 2Cggs1m1 + gCm1gs1gCm44

(2.91)

Figure 2-38 Small-signal equivalent circuit from Vout to V2.

Its pole frequency and Qs are

ωp1 =

g m1g m4
1
, Qp1 =
Cgs1C4
2

g m4Cgs1
g m1C4

, Qz1 =

g m4Cgs1
g m1C4

= 2Qp1

(2.92)

ωp1 is the ratio of transistor gm to parasitic capacitor, and as we shall see later, is much
larger than the pole frequency of the whole circuit, which contains the large load
capacitor at Vout. Qp1 and Qz1 are both fairly low for practical circuits (Qp1 ≈ 1 in most
cases). Therefore, within the frequency range of interest, it operates almost like a
unity-gain filter, that is
m1
+ gCm1gs1gCm44
s 2 + s Cggs1
V2
=
≈ 1, or V2 = Vout
T (s) =
Vout s 2 + s 2Cggs1m1 + gCm1gs1gCm44

(2.93)

The Qp1 and Qz1 difference of a factor of 2 will distort the frequency profile a
little bit, but will have little effect since ωp1 is much higher than the circuit’s operating
frequency and Qp1 and Qz1 are both low.
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Figure 2-39 Small-signal equivalent circuit of the entire circuit.

Using this result, the small-signal equivalent of the entire circuit is drawn in Fig.
2-39. gm2 is the gm of M2 and g′m3 is the gm of M3 degenerated by RS2:
g m3′ =

g m3
1 + g m3 RS2

(2.94)

The unity-gain buffer on gds2 in the figure is from the unilateral isolation effect
of M1 and M4 for Vout, that is, V2 (≈ Vout) can generate current into V3 through gds2, but
the current generated by V3 through gds2 into V2 is totally sunk without affecting V2
since V2 is low-impedance.
Since the impedance looking into the M3 gate is very high and gds2 has been
taken into account separately, we have
g 3 ≈ g ds,MB2

(2.95)

Using a simple small-signal analysis, the capacitance looking into M3 gate with
source-degeneration resistor RS2 is

Cgs3′ =

Cgs3

1 + RS2 ( sCgs3 + g m3 )

≈

Cgs3
1 + RS2 g m3

because at the circuit’s pole frequency, |sCgs3| << gm3, typically at about 1%.
C3, the total capacitance at node V3, is the sum of junction capacitance and Cgs3′,
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(2.96)

Cgs3

C3 = C jd,MB2 + C jd2 +

(2.97)

1 + RS2 g m3

C1 and g1 are the total capacitance (mostly the load capacitor) and conductance at node
Vout, and they are

C1 = CL + C jd3 + C jd,MB3 ,

g1 = g ds,MB3 +

1
RS2 + (1 + g m3 RS2 ) g ds3

(2.98)

Using node analysis, the transfer function of the circuit can be solved as
V
T (s ) = out = 2
Vin s + s

(

g1
C1

+

g 3 + g ds2
C3

′
g m2 g m3
C1C 3
′ + g 1 ( g 3 + g ds2 )
( g m2 + g ds2 ) g m3
C1 C 3

)+

(2.99)

T(s) is recognized as a lowpass function, with pole frequency, pole Q, and dc gain
being
′ + g1 (g 3 + g ds2 )
(g m2 + gds2 )g m3
≈

ωp
′
g m2 g m3
, Qp =
,
g1 g 3 + g ds2
C1C3
C1C3
+
C1
C3
(2.100)
′
g m2 g m3
g g′
H0 =
≈ m2 m3 = 1
′ + g1 (g 3 + g ds2 ) g m2 g m3
′
(g m2 + g ds2 )g m3

ωp =

78

2.8.4 Design Example

Figure 2-40 Example of All-NMOS-II circuit configured as an analog signal driver.

Figure 2-41 The frequency response of the analog signal driver.

Figure 2-40 shows an example of the circuit as an analog signal driver, designed in a
submicron CMOS process. As expected, VIN and VOUT are identical. The gain is –0.26
mdB, and the pole frequency and Q are 30.6 MHz and 1.27, respectively, at a 4-pF
load. To verify the circuit equations, equivalent-circuit-component parameters are
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obtained from the operating points: gm2 = 65.32 µS, gm3 = 51.96 µS, C1 = 4.003 pF, C3
= 8 fF, gds2 = 1.11 µS, gds,MB2 = 80 nS, gds,MB3 = 90 nS, gds3 = 0.48 µS, RS2 = 40 kΩ.
Using these, we can calculate g1 = 0.245 µS, g3 = 80 nS, gm3′ = 16.88 µS. Plugging
these into Eq. (2.95), we get fp = 29.8 MHz, Qp = 1.26, H0 = 0.98, very close to the
simulation results. H0 is more pessimistic because the cancellation of MOSFET
second-order effects discussed in Section 2.8.1 is not included in the small-signal
circuit model in Fig. 2-37 for simplicity. The simulation and calculated results are
summarized in Table 2-3.
Table 2-3 Calculated versus simulated results for the All-NMOS-II circuit when used an analog signal
driver or lowpass filter
Parameter Unit
Value Equation Parameter
Unit Sims Calc'ed Equation
gm1
uS
65.31
fp
MHz 30.58
29.8 (2.98)
gm2
uS
Qp
65.32
1.27
1.26 (2.98)
gm3
uS
H0
51.96
1.00
0.98 (2.98)
C1
pF
4.003 (2.98)
C3
fF
VDD
V
8 (2.97)
1.8
∆Vin (gain
gds2
uS
varies by 1%) mV
1.11
570
gds,MB1
nS
80
IIP3
Vp
39.5
gds,MB2
nS
80
gds,MB3
nS
90
gds3
uS
0.48
RS2
kOhm
40
g1
uS
0.245 (2.98)
g3
nS
80 (2.95)
g'm3
uS
16.88 (2.94)
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Figure 2-42 dc characteristics of the analog signal driver.

Figure 2-42 shows the dc characteristics of the circuit. The 1% dc gain-variation
range is about 570 mV at 1.8-V supply, and Vout tracks Vin closely. To examine the
linearity from another aspect, Fig. 2-43 shows the IIP3 of the circuit, which is 32
dBVp or 39.5 Vp, a very high number for a CMOS circuit at 1.8 V.

Figure 2-43 The IIP3 of the circuit is 33 dBVp or 45.5 Vp, at 1.8 V power supply, single-ended.
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Figure 2-44 Transient simulation of the circuit, sinusoidal and pulse input.

Figure 2-44 shows the transient simulations of the circuit, for a sinusoidal input
and a pulse input, both at 1 MHz. The sinusoidal output is almost an exact replica of
the input; the rise time of the pulse output, however, is limited by the circuit’s slew
rate,
SRrising =

dVout
I
= 3
dt
CL

(2.101)

The slew rate can be increased by increasing I3 for a given load. I1 (= I2) can be
kept unchanged to be more power efficient. The fall-time slew rate is primarily
determined by the source-degeneration resistor RS2, and unlike SRrising, is not constant
with respect to Vout,
SRfalling =

dVout Vout RS2
V
≈
= out
dt
CL
RS2CL

(2.102)

The equation is exact when Vout = VOUT. When RS2 = 0, SRfalling is indeed only
limited by the intrinsic RS and RD of M3 and could be very large. The sinusoidal signal
is also subject to the slew rate limitation, of course, albeit at a higher amplitude.
To verify the circuit’s robustness, Monte Carlo simulation results are shown in
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Fig. 2-45. The 6-σ gain variation range is only about 1.8 mdB, due to the dual
feedback loops discussed above. The dc voltage mismatch, VOUT – VIN, is larger, with
a 6-σ range of 19 mV, i.e., VOUT could deviate as far as VIN ± 9.5 mV, due to the VTH
mismatch in M1 and M2, which differs from process to process. The mismatch can be
reduced by increasing M1 and M2’s W and L proportionally, with low impact to circuit
fp, since fp is mainly limited by CL, not the parasitic capacitors. The 6-σ variation
range of fp is 30.6 MHz ± 0.57 MHz, or 3.7% of fp. The frequency profile of the gain is
stable against process variations.

Figure 2-45 Monte Carlo simulation results.

2.8.5 The all-NMOS-II Circuit Configured as an Active Inductor
The all-NMOS-II circuit can be configured as an active inductor, as shown in Fig. 246, by connecting the gate of M2 to a common-mode voltage VCM, and using V1 as
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input port. Per the previous analysis, V2 replicates V1, thus M2 becomes a noninverting GM, with input at V2 and output at V3. M3, degenerated by the optional RS2, is
an inverting GM, with input at V3 and output at V1. Thus a gyrator is obtained,
converting the parasitic capacitor C3 at node V3 into an equivalent inductor at V1, as
shown by Fig. 2-47.
VDD

VB

VDD

MB2

VDD

MB1

I2

MB3

I1

I3
Zin

V4
VCM

V1
M2

M1
V2
M4

M3

V3
RS2

RS1

Figure 2-46 The all-NMOS-II circuit configured as an active inductor.

Figure 2-47 Small-signal equivalent circuit of the all-NMOS-II active inductor.

The small-signal elements are the same as in the above analysis. The input
impedance Zin can be obtained through circuit analysis:

V
Z in ( s ) = 1 =
V1 s 2 + s

(

s
C1
g1
C1

+

g ds2 + g 3
C3

+

g3 + gds2
C1C3

)+ (

g m2 + gds2 ) g m3′ + g1 ( g ds2 + g 3 )
C1C3

(2.103)

Compared with the format of Eq. (2.7), Zin is recognized as the input impedance
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of an R-L-C network, as shown in Fig. 2-27(b). At dc (s = 0), we have

rs =

g 3 + gds2
g + g ds2
≈ 3
′
( g m2 + gds2 ) g m3 + g1 ( gds2 + g3 ) g m2 g m3′

(2.104)

As s → ∞, we have
lim Z in ( s ) =
s →∞

1
sC1

(2.105)

Hence the shunt capacitor is
CP = C1

(2.106)

Using the pole (self-resonance) frequency,

ωR =

( g m2 + gds2 ) g m3′ + g1 ( gds2 + g3 )
C1C3

≈

g m2 g m3′
C1C3

(2.107)

the equivalent inductor can be calculated as

Leq =

1
C3
C3
=
≈
′
ω C1 ( g m2 + gds2 ) g m3 + g1 ( gds2 + g3 ) g m2 g m3′
2
R

(2.108)

The quality factor at ωR is
QR =

ωR
g1
C1

+

(2.109)

gds2 + g3
C3

Using Eq. (2.8), the shunt resistance is calculated as
Rp ≈

g1 +

C1
C3

1
( gds2 + g3 )

(2.110)

To appreciate the higher ωR of the all-NMOS-II active inductor, we compare
Eqs. (2.107) and (2.55), and find that the all-NMOS-II circuit’s fR is 1.414 times that
of the all-NMOS circuit. The reason is that due to the local feedback introduced by M4
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in Fig. 2-45, V2 is no longer approximately 0.5V1, but equal to V1. Thus, the
noninverting transconductor, GM1, implemented by M2, is doubled. Note that this
frequency enhancement does not increase the circuit’s power dissipation, because M4
will exist as a biasing FET in the circuit anyway. The insertion of MB1 does not require
extra current or a Vdd increase; it merely shares part of the more than sufficient Vds of
M1 in the all-NMOS circuit.
This voltage segmentation technique is sometimes dubbed “current recycling” in
the industry. From another aspect, VDD and IDD are both resources, and can be broken
down into a matrix, as shown in Fig. 2-48. The more devices we can fit into a given
dimension set by VDD and IDD, the more functionality and/or performance we can
potentially obtain. The vertical size of the matrix is determined by VDD and device
VTHs. The horizontal size is determined by IDD and specific technology. The current
per column cannot be infinitely reduced, when technology constraints, parasitic
capacitance, and device matching are considered. Of course, we should not add a
device just to “patch a hole” in the matrix without serving a useful purpose, as it is
going to introduce parasitic elements and degrade the circuit performance. However,
by inspecting a circuit for “holes” in the matrix, we can quickly locate places where a
device may be introduced without increasing IDD.
As a very important side benefit obtained from the insertion of MB1, the drain
voltages of M1 and M2 are now equal, and this is the key reason for the high linearity
of the circuit when used as an analog signal driver.
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Figure 2-48 Lateral and vertical development of analog circuits.

2.8.6 Example of the all-NMOS-II Active Inductor Circuit
An all-NMOS-II active inductor example is shown in Fig. 2-49. All MOSFETs are
kept at the same operating point, but the 4-pF load capacitor is separated into two parts
at V1 and V3. The ac simulation results are shown in Fig. 2-50.

Figure 2-49 The all-NMOS-II circuit configured as an active inductor.
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Figure 2-50 Example ac simulation results of the all-NMOS-II active inductor.

The component values of the equivalent circuit are extracted from the operating
point: gm2 = 65.32 µS, gm3 = 51.96 µS, C1 = 2.017 pF, C3 = 2.007 pF, gds2 = 1.11 µS,
g3 = 80 nS, g1 = 0.245 µS, RS2 = 40 kΩ. Using the above equations, the circuit
parameters are calculated as fR = 2.65 MHz, QR = 23.3, Leq = 1.79 mH, rs = 1.06 kΩ,
very close to the simulated results shown in Fig. 2-50. The results are summarized in
Table 2-4.
It is noted that when C1 and C3 are reduced to the parasitic capacitance of the
devices and layout in order to obtain very high operating frequencies, the design for a
certain QR becomes less straightforward than the above equations appear to indicate,
because the parasitic pole and zero frequencies of the V1→V2 transfer function of the
M4 and M1 local feedback loop, as given by Eq. (2.91), become close to the circuit fR,
and the phase shift of the noninverting GM formed by M2-M1-M4 modifies QR per
section 2.5.3, Eq. (2.37).
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Table 2-4 Calculated versus Simulated Results for the All-NMOS-II circuit when used as an active
inductor
Parameter
Unit
Value Equation Parameter
Unit
Sims
Calc'ed Equation
gm1
uS
65.31
fR
MHz
2.42
2.65 (2.107)
gm2
uS
QR
65.32
22.00
23.30 (2.109)
gm3
uS
Leq
mH
51.96
2.16
1.79 (2.108)
C1
pF
rs
kOhm
2.017 (2.98)
0.940
1.061 (2.104)
C3
pF
Rp
MOhm 0.759
2.007 (2.97)
0.694 (2.110)
gds2
uS
1.11
gds,MB1
nS
80
gds,MB2
nS
80
gds,MB3
nS
90
gds3
uS
0.48
RS2
kOhm
40
g1
uS
0.245 (2.98)
g3
nS
80 (2.95)
gm3'
uS
16.88 (2.94)

2.9 Summary of the Active-Inductor Circuits
The active-inductor circuits discussed in this chapter are summarized in Table 2-5.
The circuits can be classified into two types: those that are best used as an inductor,
such as the load of the limiting amplifier in optic receivers; and those that are best
used as a resonator, in obtaining high-Q bandpass filters or oscillators.
It shall be noted that in designing GHz filters, the circuits are not used to directly
replace the inductors in prototype L-C filters, as this method cannot fully exploit the
high-frequency potential of the active-inductor circuits, but rather directly or indirectly
as a filter, after adding the necessary circuitry. This will be discussed in more detail in
Chapter 3. When used as inductors, the active-inductor circuits are typically used as a
load in wide-band pulse amplifiers and oscillators to mimic passive inductors.
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Table 2-5 Summary of active-inductor circuits
Active
Inductor
Gate-R and
Gate-R-II
Cascode
Gate-R
CG-CS
Cascode CGCS
CS-CD
Cascode and
Regulated
Cascode
DifferentialPair
Karsilayan's
All-NMOS
(new in this
work)
all-NMOS-II
(new in this
work)

Section
2.4.1
2.4.2
2.4.3
2.4.4
2.4.5

QL
low to
moderate
low to
moderate
moderate
to high
moderate
to high
moderate
to high

QR

Good for
inductor

Good for
resonator

low

yes

no

low

yes

no

low

yes

no

low

yes

no

low

yes

no

typical application
wideband pulse
amplifier
wideband pulse
amplifier
wideband pulse
amplifier
wideband pulse
amplifier
wideband/"low-noise"
amplifier
wideband/"low-noise"
amplifier

2.4.8

moderate
to high
moderate
to high
moderate
to high

2.7

moderate
to high

high

yes

yes

2.8

moderate
to high

high

yes

yes

2.4.6
2.4.7

low

yes

no

low

yes

yes

high

yes

yes
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bandpass filters
bandpass/lowpass
filters

bandpass/lowpass
filters
analog signal driver,
voltage follower,
lowpass filter

Note

easy to bias
derived from
CG-CS

Derived from
CS-CD,
easy to bias
very difficult
to bias
easy to bias
all-NMOS
signal path,
high fR, easy
to bias
very high
linearity

CHAPTER 3

DESIGN OF RF ANALOG FILTERS
3.1 Designing RF Analog Filters with Active Inductors
Analog filters can be constructed using active inductors and capacitors in ladder
structures [10]. Since the active inductors are used as inductors, the filters will have to
operate at frequencies well below (1-10%) the inductor self-resonance frequency fR, so
that the active inductors will behave as inductors rather than resonators. To obtain RF
filters that operate near or at fR, we will have to treat the active inductor as a resonator
and use different methods.

3.1.1 Bandpass Filters
If floating active inductors are available, bandpass filters can be obtained by replacing
the passive inductors in an L-C ladder bandpass filter with active inductors [10].
However, the bandpass filter’s center frequency f0 has to be much lower than the
active inductors’ self-resonance frequency fR, because the active inductor will behave
like an inductor only at frequencies much lower than fR. To obtain the highest possible
f0, we may use the active inductor as a resonator, as shown in Fig. 3-1, where the R-LC network is the equivalent circuit of an active inductor.
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Figure 3-1 Constructing an HF active-inductor bandpass filter.

From Section 2.2 we know that the input impedance Zin of an active inductor has
a bandpass profile when QR is high (> 2) and rs’s effect at dc is ignored. Thus, when
an input current is applied to Zin, the voltage across the Zin port will have a bandpass
profile, too. A transconductor GM,i can be used to convert Vin into a current. A voltage
follower is needed at the output to drive the resistive/capacitive load, preventing it
from reducing the active inductor’s fR and/or QR. Real transconductors inevitably
have an output capacitance Co and leakage go, and the voltage follower has an input
capacitance Ci. Ci and Co can be absorbed by Cp, reducing fR slightly, and go can be
absorbed by Rp, reducing QR. Therefore, the parasitic elements of GM,i and the output
buffer do not change the order or the function format of Zin, but merely change its
parameters to some extent. If the active inductor is designed with these parasitic
elements included, the desired frequency and Q can be obtained.
Assuming that fR becomes f0 and QR becomes Q0 after taking into account the
parasitic elements, the bandpass filter transfer function is
G M,iω02
Vout
T (s ) =
= G M,i Z in = 2
Vin
s + s Qω00 + ω02

(3.1)

where the effect of rs has been neglected. Including rs, T(0) = GM,i*rs ≠ 0, which can
be neglected when QR is very high. The mid-band gain of the bandpass filter is
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H M = GM,i ( Rp || g o )

(3.2)

In practice, GM,i may be implemented by a single FET or a differential pair; and the
output buffer may be implemented by a source follower.
High-order filters may be constructed by cascading several of the 2nd-order
bandpass filters shown in Fig. 3-1. For example, by tuning the f0 and Q0 of three filters
properly, a maximally flat passband may be obtained. However, there are two issues
limiting its practicality:
1.

Tuning f0 and Q0 of several filters together is difficult at a few GHz, if possible
at all;

2.

Due to the feed-through capacitances, such as Cgd of GM,i, as well as substrate
coupling at several GHz, the maximum stopband attenuation is going to be
limited to 30-50 dB, depending on the particular design and operating
frequency. Thus, the higher stopband attenuation benefit of a higher-order filter
will be defeated.
It may be possible to design a flat passband with cascaded low-Q bandpass

filters and at low frequencies (e.g., < 100 MHz). The resulting filter cannot be narrowband, of course.

3.1.2 Lowpass Filters
Similar to the bandpass filter, if floating active inductors are available lowpass filters
can be constructed by replacing the passive inductors in an L-C lowpass filter with
active inductors. The lowpass filter’s cutoff frequency fc (≈ fp) must be much less than
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fR of the active inductors. To obtain a lowpass filter with the highest possible fp, we
must use the active inductor directly.

Figure 3-2 Implementing a lowpass filter using the active inductor.

The lowpass function is in fact already provided by the gyrator used to
implement the active inductor, as shown in Fig. 3-2. This will be obvious after the
following discussion. For the circuit in Fig. 3-2, if I2 = 0, and an input current I1 is
injected into node V1, using circuit analysis methods, the trans-impedance transfer
function may be obtained as
V
T (s) = L = 2
I1 s + s

(

GM1
C1CL
gL
CL

)

+ Cg11 + GM1GCM21C+L g1gL

=

H 0ωp2
ω

s 2 + s Qpp + ωp2

(3.3)

which is a lowpass function. The transfer function parameters are

H0 =
Qp =

GM1
1
GM1GM2 + g1 g L
GM1GM2
≈
, ωp =
≈
= ωR
GM1GM2 + g1 g L GM2
C1CL
C1CL

ωp
gL
CL

+ Cg11

(3.4)

= QR

In other words, the pole frequency fp and Qp of the lowpass filter are the same as
the self-resonance frequency fR and QR of the active inductor. T(s) is recognized as a
2nd-order function with conjugate poles, and has the advantage of wider bandwidth
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with an appropriate Qp (e.g., between 0.707 and 2) compared with a 1st-order filter or a
cascade of 1st-order sections. This is equivalent to the “shunt peaking” bandwidth
enhancement technique [16, 83] when a transistor is loaded with a capacitor, without
the need for a passive inductor.
Alternatively, if I1 = 0, and I2 is the input current, it can be found that the transimpedance transfer function
V1
=
I2 s2 + s

T (s) =

(

− CG1M2
CL
gL
CL

)

+ Cg11 + GM1GCM21C+L g1gL

=

H 0ωp2
ω

s 2 + s Qpp + ωp2

(3.5)

is also a lowpass function, but with inverting gain. The transfer function parameters
are

H0 =
Qp =

−GM2
1
GM1GM2 + g1g L
GM1GM2
≈−
, ωp =
≈
= ωR
GM1GM2 + g1 g L
GM1
C1CL
C1CL

ωp
gL
CL

+ Cg11

= QR

(3.6)

The two lowpass functions are dual functions of each other, and there is no reason to
favor one over the other.
To utilize the lowpass trans-impedance functions, we may expect the need of an
input transconductor to convert the input voltage into a current. However, in many
cases, during transistor-level circuit design, by some clever circuit techniques, it is
possible to free one of the grounded terminals of GM1 or GM2 in Fig. 3-2 and use it as
the input terminal, thus eliminate the need for an input GM. An example is shown in
Fig. 3-3. The transfer function is
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V
T (s) = 1 = 2
Vin s + s

(

GM1GM2
C1CL
gL
CL

)

+ Cg11 + GM1GCM21C+L g1gL

=

H 0ωp2
ω

s 2 + s Qpp + ωp2

(3.7)

with transfer function parameters being
H0 =
Qp =

GM1GM2
GM1GM2 + g1 g L
GM1GM2
≈ 1, ωp =
≈
= ωR
GM1GM2 + g1 g L
C1CL
C1CL

ωp
gL
CL

+ Cg11

(3.8)

= QR

Figure 3-3 Reusing GM1 as input GM to implement a lowpass filter.

This is a very efficient circuit structure, which has been used in the all-NMOS-II
analog signal driver circuit in Chapter 2.

3.2 The RF Bandpass Filter in this Work
3.2.1 The Bandpass Filter Circuit
The high-Q bandpass filter circuit is shown in Fig. 3-4. The right half side is
recognized as the active-inductor circuit, whose input impedance has a bandpass
frequency profile. Transistor Mi converts the input voltage, Vin, into a current, and
applies it to the inductor port. The output voltage is taken from that port as Vout. A
very-small-size source follower connects to Vout, to isolate the load and reduce the
stray capacitance from interconnects.
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Input GM

Active Inductor
VDD

IF

VDD

VDD

MIS/2

VB

MIF
0.5IS

Vout

M1

Vin

M2

VCM

V2

Mi

VB

IS

M3

MIS

V3

Figure 3-4 The bandpass filter circuit.

The transfer function is derived by multiplying the transconductance of Mi, GM,i,
with Zin of the active inductor (Eq. 2.52)
 s
g 
GM,i  + 3 
 C1 C1C3 
T (s) =

g
g
g
g
C
C  g g g
s 2 + s  1 + 3 + 1 3 2 − ω 2 2  + m2 m1 m3
G  G C1C3
 C1 C3 C1C3G

(3.9)

The transfer-function parameters are
HM =

Q0 =

GM,i
≈ GM,i Rp , ω0 =
C1
C2 g1 g3
CC
g1 +
g3 +
− ω2 1 2
C3
C3G
G
g m1 g m2 g m3

(GC1C3 )

=

g m1 g m2 g m3
0.5g m1g m3
≈
GC1C3
C1C3

ω0

 2 g1g 3  g1 g 3 C2  2 g1g 3 
+
−
 ω0 − C C  C + C − G  ω0 − C C 
C1 C3 G 
1 3
1
3

1 3
GM,i g 3G
GM,i g3
H 0 = T (0) =
≈
≠0
g m1g m2 g m3 0.5g m1 g m3
g1

g3

(3.10)

C2

(3.11)

Note that C1 and g1 should be adjusted to reflect the additional parasitic capacitance
and conductance from Mi and the output buffer. Different from an ideal bandpass
filter, the filter attenuation at dc is not infinity, but determined by the circuit loss g3,
which is transformed into the equivalent series resistor rs.
Transistor Mi draws current out of the active-inductor circuit for its own biasing,
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and MIF needs to be augmented to allow this. The final circuit is designed in pseudodifferential form, and Mi together with its dual component becomes a common-source
differential pair.

3.2.2 Noise Analysis of the Bandpass Filter

Figure 3-5 Small-signal equivalent circuit of the bandpass filter with noise elements.

Figure 3-5 shows the small-signal equivalent circuit of the bandpass filter with noise
elements, where in,i2 and in,o2 represent the noise currents from the input GM and output
buffer, respectively, and in2 is the equivalent noise current of the active inductor
(Section 2.6). It would be easy to assume that in,i2 is 4kTΓnGM,i; however, we shall
remember that by hooking Mi to the active inductor in Fig. 3-4, we have to increase
MIF accordingly so that the active inductor’s biasing currents are not changed. In
addition, per Eq. (2.67), for equal Vod, a PFET and a NFET have the same gm value
when ID is the same. Therefore, we have
2
in,i
≈ 4kT Γ nGM,i + 4kT Γ pGM,i = 4kT ( Γ n + Γ p ) GM,i

(3.12)

The output buffer is modeled as GM,o driving a resistor of 1/GM,o. The load
capacitor at V3 is ignored since the pole frequency of the output buffer is assumed to
be much greater than the filter’s f0. Similarly, the noise current of the output buffer is
twice that of the main FET due to the load current source, assuming Vod is the same for
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both,
2
in,o
≈ 4kT Γ nGM,o + 4kT Γ nGM,o = 8kT Γ nGM,o

(3.13)

At f0, jωLeq cancels 1/(ωCp). Ignoring rs, the filter gain is
T (ω0 ) = GM,i Rp

(3.14)

When the filter is driven by a port element of resistance RS, using Eq. (2.50), the total
output noise voltage at f0 is
1
2
2
2
2
2
 2
vn,o
= ( 4kTRSGM,i
+ in,i
+ in2 ) Rp2GM,o
+ in,o
G

M,o

2
=  4kTRSGM,i
+ 4kT ( Γ n + Γ p ) GM,i + 4kT ( K NF1GM1 + K NF2GM2 ) Rp2 +

8kT Γ n
GM,o

(3.15)
If only the noise from RS is considered, the output noise becomes
2
2
2 2
vn,o,Rs
only = 4 kTRSGM,i Rp GM,o

1
2
= 4kTRSGM,i
Rp2
2
GM,o

(3.16)

Thus, the noise factor is

NF =
=1+

v
v

2
n,o

2
n,o,Rs only

(Γ

n

8kT Γ n
2

 2
 4kTRSGM,i + 4kT ( Γ n + Γ p ) GM,i + 4kT ( K NF1GM1 + K NF2GM2 )  Rp + G
M,o
=
2
(3.17)
4kTRSGM,i
Rp2

+ Γ p ) GM,i + ( K NF1GM1 + K NF2GM2 ) + G2 ΓnR 2
M,o p

2
RSGM,i

For a given active inductor, increasing GM,i can reduce NF, at the cost of
reducing the maximum input signal level, since HM = GM,iRp.
Equation (3.17) is derived for a single-ended circuit. If the BPF circuit in Fig. 35 is built in a pseudo-differential structure, and RS connects to the filter through a
balun, the NF will be 3 dB higher than the single-ended circuit, since every squared
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noise source within the circuit is doubled (see also Section 2.7.3).

3.2.3 Bandpass Filter Example
Using Fig. 3-4, a BPF example is built based on the all-NMOS active inductor
presented in Section 2.7, in a pseudo-differential structure, as shown in Fig. 3-6. A
differential-pair input transconductor GM,i and a pair of source followers are added to
form a bandpass filter per the previous discussion. The biasing conditions are identical
to those of the active inductor shown in Fig. 2.29: IMIF = IMIS = 250 µA, VF = VQ = 0.6
V, VCM = 1.325 V, VDD = 1.8 V, and IB = 7 µA. The circuit simulation results are: f0 =
6.4 GHz, Q0 = 90, HM,V2 = 1.868, HM,V3 = 1.362.

Figure 3-6 Active-inductor bandpass filter example.
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Figure 3-7 Transfer function from ac simulations (pseudo-differential).

Figure 3-8 Noise simulation results, pseudo-differential, outputs taken at the source-follower output.

The small-signal parameters are found from the circuit’s operating points: gm1 =
1.2 mS, gm2 = 1.1 mS, gm3 = 1.2 mS, C1 = 21 fF, C2 = 18 fF, C3 = 19 fF, g1 = 132 µS,
g3 = 112 µS, G = gm1 + gm2 + g2 = 2.44 mS, GM,i = 17.25 µS, GM,o = 481.2 µS, GM,o,load
= 632.2 µS. The only parameters changed from the active inductor circuit are g1 and
C1, due to the parasitic capacitance and leakage from the input GM and output source
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follower. The circuit’s performances are calculated using a spreadsheet using the
equations in this work, as shown in Table 3-1. The calculated results match the
simulation results very closely.
Table 3-1 Calculation of Active-Inductor Bandpass Performances
ParaCalc- Equ- Parameter
Unit
Sims
'ed
ation meter
Unit
gm1
mS
1.2
GammaN
gm2
mS
1.1
GammaP
gm3
mS
1.2
KNF1
C1
fF
21
KNF2
C2
fF
18
C3
fF
19
Rs
Mohm
g1
uS
132
g3
uS
112
G
mS
2.44
GM,i
uS
17.25
GM,o
uS
481.2
GMo,load uS
632.15
f0

ω0
Q0
HM,V2
HM,V3
Rp

GHz
Grad/s

6.4
90
1.87
1.36

MOhm

6.420
40.34
89.4
1.82
1.39
0.106

(3.10)
(3.10)
(3.11)
(3.11)
(3.11)
(3.10)

NF
NF
NF+3 dB

dB
dB

Sims
0.8786
0.9685
3.6942
1.8471

Calc'ed

Equation
(2.73)
(2.73)
(2.69)
(2.71)

450.08
26.53
29.54

(3.17)
(3.17)
(3.17)

0.05

29.59

3.3 The RF Lowpass Filters in this Work
3.3.1 All-NMOS-II Active Inductor Lowpass Filter
The all-NMOS-II active inductor circuit, when configured as an analog signal driver,
has the characteristics of a lowpass filter. Details were discussions in Section 2.8.3.
The gate of the non-inverting transconductor in the all-NMOS-II circuit is freed from
ac ground and used as a voltage input, and per Section 3.1.2, it will behave as a
lowpass filter. Incidentally, due to the special circuit architecture, the lowpass filter
has very high linearity.
102

3.3.2 All-NMOS Active Inductor Lowpass Filter
The all-NMOS active inductor circuit can be readily converted into a lowpass filter by
using the VCM terminal on the M2 gate as input and taking the output voltage on the
drain of M3, as shown in Fig. 3-9. It uses the principle shown in Fig. 3-2, by
converting Vin into a current into node VL and using V1 as output voltage. Similar to
the bandpass filter, Vout needs to be buffered, to prevent the load and interconnect
capacitance and conductance from loading the active inductor core. The circuit has
similar properties as the all-NMOS-II analog signal driver, such as VIN = VOUT.
However, since M1 and M2 have different voltage Vds, Vout does not exactly follow Vin
in dynamic operation: as a result, the circuit’s linearity is not as good, and VIN ≈ VOUT
instead of being exactly equal.

Figure 3-9 Implementing a lowpass filter using the all-NMOS active inductor.
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Figure 3-10 Another method of implementing a lowpass filter using the all-NMOS active inductor.

Another method of implementing a lowpass filter is shown in Fig. 3-10, where
Mi converts Vin into a current on node V1, and Vout is taken from the “load” node of the
gyrator, as described in Fig. 3-2. This method allows the common-mode of Vin and Vout
to be different, especially when Mi is implemented as a differential pair, at the cost of
adding the Mi circuitry and slightly higher power dissipation and noise.

3.4 Conclusion
Bandpass and lowpass filters can be readily implemented with active inductors. To
obtain high operating frequency, the filter function must be incorporated into the
active-inductor circuit itself, rather than treating the active inductor as a pure inductor.
For an arbitrarily given active-inductor circuit, by locating the two nodes of the
gyrator, lowpass filters can be readily obtained using the principles given in this
chapter.
The all-NMOS active-inductor bandpass filter is discussed in detail, and the
performance equations are verified by simulation results.

104

CHAPTER 4

DESIGN OF RF ANALOG OSCILLATORS
4.1 Designing RF Oscillators with Active Inductors
4.1.1 A Passive L-C Oscillator
There are two types of oscillators operating at several GHz: ring oscillators and L-C
oscillators. A ring oscillator is a loop of an odd number of inverters, and each inverter
can be a CMOS inverter or a resistor-loaded differential amplifier [84]. The inverter
acts as both the gain- and amplitude-limiting element, thus its output voltage has high
harmonic distortion and appears typically as rounded pulses. This is not an issue for
digital circuitry since their clocks are pulses; however, for many other applications,
such as modulation/demodulation, sinusoidal signals are required with low output
harmonics and low phase noise, and this is almost always done with oscillators based
on passive L-C elements, labeled here simply as passive L-C oscillators.
VDD

L1'

L1
C

Von

Vop

M1

M2
IB

Figure 4-1 A passive L-C oscillator.

Figure 4-1 shows a typical passive L-C oscillator for operations between 1-10
GHz. The passive inductors L1 and L1′ are symmetrical and contained within one
single spiral inductor. C is usually a pair of varactors connected back to back to
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facilitate frequency tuning. To obtain a certain frequency tuning range, C has to vary
between Cmax and Cmin and cannot be zero, and this limits the oscillation frequency
from approaching the self-resonance frequency of the inductors. M1, M2 and IB
implement a negative resistor, providing the gain for the oscillation to start and
continue. M1 and M2 also limit the oscillation amplitude. The output voltage (power) is
available through the Vop and Von terminals. The oscillator can only be differential due
to the cross connection of M1 and M2, and this happens to be desirable and not an issue
for most applications. Depending on the particular design, the oscillation may be
current- or voltage-limited:
1.

Current limited. The voltage amplitudes on Vop and Von can fully turn on and off
M1 and M2 and make them operating in switching mode, but is smaller than VDD.
The biasing current IB is alternated between L1 and L1′. IB and the “tank” loss
determine the voltage amplitude.

2.

Voltage limited. The voltage amplitudes on Vop and Von are so high that they are
reaching ~ 2⋅VDD at their high points and turning off M1 and M2 at low points.

4.1.2 An Active-Inductor Oscillator
Active inductors can be used to replace the passive inductors in Fig. 4-1 to implement
oscillators. The varactor C is not needed, since the active inductor is tunable, and its fR
determines the oscillation frequency f0. The circuit is shown in Fig. 4-2 where each
active inductor is represented by its equivalent circuit. Since the active-inductor circuit
can be designed differentially or pseudo-differentially, it naturally provides a dual RL-C tank for the differential structure. The output voltages are obtained from the
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inductor port, and just like the active-inductor filters, a voltage buffer, e.g., a source
follower, is needed to prevent the load from reducing fR and Q of the tank.
VDD

Leq
Rp

Cp

Leq'

Cp'
Rp'

rs

rs'

Vop

Von
Mi1

Mi2
IB

Figure 4-2 An active-inductor oscillator.

The equivalent active-inductor components in Fig. 4-2 are calculated with the
extra parasitic capacitances and conductances of Mi1 and Mi2 as well as of the output
buffers (not shown in figure) absorbed.

4.1.3 Reducing Output Voltage Harmonic Distortion
Equating M1 and M2 in Fig. 4-2 circuit to a negative resistor is convenient and is the
common microwave-design method [85, 86]. However, different from the microwave
design, where the negative resistor is almost always the amplitude limiting element,
since the impedance-transformation network to which it is connected is usually
passive and has much higher linearity, amplitude limiting in active-inductor oscillators
can happen anywhere, since the whole circuit is active.
This active-inductor oscillator operates in voltage mode, and we need the
differential output voltage, Vop – Von, to be low in harmonic distortion. However,
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different from a passive L-C oscillator, the active inductor is nonlinear and has a low
limit on its maximum signal amplitude, since it is made of transistors. Thus, besides
the negative resistor M1 - M2, the active inductor can also limit the oscillation
amplitude. Further design analysis is needed.

Figure 4-3 Active-inductor oscillator block diagram.

Figure 4-3 shows the block diagram of the active-inductor oscillator. The signals
are drawn as single lines for simplicity, and are differential in a real circuit
implementation. The GM (the M1 - M2 differential pair) converts the output voltage
into a current. The bandpass filter is in fact the active inductor by itself, and has
current input and voltage output, that is T(s) = Zin(s). In between is a current limiter,
whose output is clamped and rich in harmonics due to its limiting effect. The bandpass
filter eliminates most of the harmonics in the input current and outputs a harmonically
clean voltage. The current limiter, as we shall see in more detail, is actually part of the
function of the differential pair M1 - M2. Qualitatively, the minimum and maximum
output currents from M1 or M2 drains are 0 and IB, respectively, therefore M1 and M2
implement the GM and the current limiter at the same time.
To ensure the above scenario happens as planned, IB must be kept at a low level,
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such that at the output current peak at GM, the active-inductor BPF output voltage is
not clamped or distorted. If IB is high, the active inductor will become the limiting
element in the feedback loop, and its output voltage will be distorted. It should be
noted that due to the high operating frequency and effects from parasitic capacitances,
we will not see clipped current or voltage signals; instead, they will be compressed at
their peaks when limited.
The transfer function of the bandpass filter has the impedance profile of the
active inductor. For the circuit in Fig. 4-2, neglecting rs since at f ≈ fR |Rp| >> rs, we
have

T ( s ) = Z in ( s ) =

s Cp

s 2 + s ( RpCp ) + 1 ( L1Cp )

=

s ωQRR Rp
s 2 + s ωQRR + ωR2

(4.1)

with the magnitude being
T (ω ) =

ω Qω Rp
R

(4.2)

R

(ω

2
R

−ω

) + (ω )

2 2

ωR 2

QR

Thus we have

T (ωR ) = Rp , T ( 2ωR ) =

Rp
9
4

Q +1
2
R

, T ( 3ωR ) =

Rp
64
9

QR2 + 1

(4.3)

The higher QR is, the higher is the attenuation of the harmonic components in the input
current, with a maximum limit on QR as we will see in the next section. The phase of
this bandpass filter is
∠T ( s ) =

π
2

− tan −1

ωωR QR
= 0, when ω = ωR
ωR2 − ω 2
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(4.4)

4.1.4 Designing the Oscillator Loop Gain
Common perception has it that since the oscillator in Fig. 4-3 has a high-Q activeinductor BPF as “frequency-selecting element,” the oscillation frequency f0 will
automatically be the BPF center frequency, fR, because the BPF “selects” the
oscillation frequency. In reality, f0 usually does not equal fR, due to the phase shifts
from the parasitic elements inside and outside of the devices. There are two necessary
conditions to build up and sustain a stable oscillation:
1.

The loop gain is greater than 1, that is, GM > 1/Rp, with margin, as we will see
below.

2.

The loop phase shift is a multiple of 2π.
The final steady-state frequency is determined by the phase condition, and not

because the frequency-selecting element “selected” the frequency. Passive- and activeinductor resonators come in handy for designing oscillators, because when placed in
the feedback loop, as in Fig. 4-3, they happen to have the maximum impedance (and
in turn, gain) at fR, when their phase is 0°. The rejection of frequencies away from fR is
hence a desirable coincidence. For active inductors, the maximum impedance, Rp, is
approximately proportional to QR (Eq. 2.8). Therefore, the higher QR is, the better
does the resonator filter out unwanted harmonics per Eq. (4.3). However, for GHzoscillator design, besides the high circuit sensitivities associated with high QR, there is
another issue.
Figure 4-4 shows the magnitude and phase profile of an example resonator, with
a very much scaled down fR. At fR = 3 kHz, its phase φ = 0 and RP = 100 Ω. When
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placed in the loop in Fig. 4-3, if GM and current limiter both have 0° phase shift, we
expect the oscillation frequency f0 = fR = 3 kHz, and to make the loop gain > 1 we
need GM > 10 mS. However, if due to parasitic capacitance, GM, current limiter and
signal wires have a total phase shift of, say, –35°, to satisfy the 0°-loop-phase
requirement, f0 will shift down to approximately 2.85 kHz, and the magnitude is
reduced to 83 Ω. To oscillate, GM will have to be greater than 12 mS. If GM is not
designed with sufficient margin, and/or QR is overly high, the oscillator may not
oscillate. When f0 ≠ fR, the resonator will amplify the desired signal less and the circuit
noise more, another unwanted result.

Figure 4-4 The magnitude and phase of an example shunt R-L-C resonator.

This phenomenon is highly visible in GHz designs because of the high
frequency. To generate 35° phase lag at 3 kHz and 3 GHz, delays of 32.4 µs and 32.4
ps, respectively, are needed. Therefore, the distributed-R-C or transmission-line delays
in IC interconnections will be much more sensitive in the 3 GHz design than in the 3
kHz design. In addition, if GM has an internal pole, its phase will increase with
frequency.
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4.2 RF Oscillators in This Work
4.2.1 The Circuit and AC Analysis
Active Inductor
VDD

IF

VDD

VDD

MIS/2

VDD

VB

VDD

Active Inductor
VDD

MIS/2
MIF

MIF
0.5IS

0.5IS
VCM

Vop
M1

IF

Von

M1

M2

M2

V2

V2
VB
IS

M3
V3

IS
MIS

MIS

Mi1

M3
V3

Mi2
IB

Figure 4-5 The all-NMOS active-inductor oscillator in a pseudo-differential structure.

Figure 4-5 shows the all-NMOS active-inductor oscillator in a pseudo-differential
structure. The differential pair Mi1 - Mi2 implements both the gain element and the
current limiter in the feedback loop. The required source followers at Vop and Von are
not shown for clarity. Mi1 and Mi2 can be assumed to have very low phase shift since
their parasitic capacitance can be considered as extrinsic. When QR of the active
inductor is sufficiently high (> ~20), the oscillation frequency of the circuit is
approximately the active inductor self resonance frequency fR (Eq. 2.55),

ω0 ≈ ωR =

g m1 g m2 g m3
0.5 g m1 g m3
≈
=
GC1C3
C1C3

1
LEQC1

The active-inductor impedance at fR is (Eq. 2.62),

112

(4.5)

Rp =

L
1
Q
= R = QR eq
C
Cgg
CC
C1
g1 + 1 g 3 + 2 1 3 − ω 2 1 2 ωR C1
C3
C3G
G

(4.6)

When Mi1 and Mi2 operate as current limiter as discussed before, the single-ended and
differential output-signal amplitudes are approximately
Vo,a ≈

I B ⋅ Rp
IB 2
I Q
I Q
=
= B R = B R
C
Cgg
CC
2
2
g1 + 1 g 3 + 2 1 3 − ω 2 1 2 2ωR C1
C3
C3G
G

Leq
, single-ended
C1
(4.7)

Vo,d = 2 ⋅ Vo,a , differentially.

The factor of 2 in the denominator of Voa is because 2Vo,a = IBRp – 0Rp.
The circuit parameters used above need to be updated to reflect the extra
parasitic capacitance and conductance from the differential pair and output drivers:

C1 = C1,active inductor + 4 ⋅ Cgd,Mi + C jd,Mi + Cgs,Mi
g1 = g1,active inductor + g ds,Mi

(4.8)

4.2.2 Oscillator-Noise Analysis
Since oscillators, whether built with passive or active inductors, must have active
elements to replenish energy, they inevitably generate noise (a passive inductor
generates noise, too, but at a lower level compared with active devices). The output
noise of oscillators can be projected on two dimensions, amplitude noise and phase
noise. Amplitude noise represents the random signal amplitude variation and is usually
less of a concern since all oscillators have amplitude-regulating mechanism, and the
noise contribution from active elements to the oscillation amplitude is largely
dissipated before reaching the output. Phase noise represents the short-term periodic
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fluctuation of the oscillation, and regularly gains designers’ attention for a couple of
reasons:
1.

It is detrimental since it can introduce adjacent channel interference in
communication systems [83, 87] and it cannot be easily reduced.

2.

It is not thoroughly modeled and unanimously understood, even though
simulators have progressed in predicting the phase noise in recent years.

Figure 4-6 A typical oscillator phase-noise profile.

A typical phase-noise profile is shown in Fig. 4-6, where L(∆f) represents the
squared phase-noise voltage or current, or power. At frequencies close to the
oscillation frequency f0, L(∆f) is proportional to 1/f3 due to flicker noise; at
intermediate frequencies, L(∆f) is proportional to 1/f2 due to thermal noise; and beyond
a certain frequency, phase noise reaches a floor and does not reduce any further. Phase
noise does not become infinite when ∆f approaches 0, but shows a Lorentzian
spectrum profile at or near f0 [83].
Leeson introduced a phenomenological model of phase noise in 1966 [88]
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modeling the 1/f2 and the flat portions of phase noise and has been generously referred
in the study of phase noise in recent years. Leeson’s model, however, contains a few
empirical parameters that are circuit- and process-dependent and must be determined
experimentally or empirically. In the past decade or so, Razavi, Lee and Abidi
contributed independent theories that treat the phase noise from different approaches
[1, 83, 87, 89, 90].
There are two steps in providing an analytical expression of oscillator phase
noise: (1) how is the thermal noise converted into phase noise; (2) up-conversion of
the flicker (1/f) noise.
Lee solved the thermal noise conversion by examining the impedance profile of
an inductor resonator with loss compensation [83], which is infinite at the oscillator
frequency f0 in steady state, since the compensation must cancel the circuit loss
perfectly, no more, no less. The thermal noise is modeled as a shunt white noise
current, which is shaped by the impedance profile of the resonator. Razavi approaches
this issue by studying the closed-loop transfer-function sensitivity to noise, and shows
the identical result, with the added benefit of being able to apply the theory on nonresonator oscillators, such as ring oscillators.
The flicker noise of active devices near dc is up-converted into 1/f3 phase noise
near f0 due to circuit nonlinearities. Lee solved this problem by introducing periodic
time-varying impulse sensitivity functions; Razavi’s method is similar, but done in the
frequency domain. The flicker noise conversion is important for low-noise oscillators,
such as passive-inductor oscillators. The phase-noise level of active-inductor
oscillators is dominated by thermal noise which is 30-40 dB higher than that of
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passive inductors at practical power levels [90], therefore the 1/f3 region is hardly
visible. Thus we concentrate on the 1/f2 phase noise, or thermal noise conversion only.
The phase noise floor is usually empirically modeled and not analyzed by the
researchers. It is not modeled in circuit simulators either. Therefore, we will not try to
analyze it.

Figure 4-7 The equivalent circuit of the active-inductor oscillator showing the noise elements.

Figure 4-7 shows the equivalent circuit of the active-inductor oscillator with
noise elements. Per discussions in Chapter 2, the shunt noise current in2 sufficiently
represents the active-inductor noise and is given by Eq. (2.50). For the oscillator, in2
must also include the noise from Mi1 and Mi2,



ω2
in2 = 4kT  K NF2GM2 + R2 K NF1GM1 + Γ nGMi1 
ω


≈ 4kT ( K NF2GM2 + K NF1GM1 + Γ nGMi1 )

(4.9)

when ω ≈ ωR. KNF1 and KNF2 for the all-NMOS active inductor are given by Eqs.
(2.69) and (2.71), respectively. The noise from the tail current source IB generates
mostly a common-mode voltage and is neglected.
The loss of the active-inductor resonator at steady oscillation is 100%
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compensated by the negative resistor, no more, no less, and as a result, the impedance
looking into the oscillator output is ∞, just like in a lossless L-C resonator:
Z (ω ) =

1
jωC1 +

1
jω Leq

=

jω Leq
1−

ω2
ω02

=

j (ω0 + ∆ω ) Leq
1−

(ω0 +∆ω )2

=

ω02

j (ω0 + ∆ω ) Leq
1 − 1 − 2 ω0 −
∆ω

∆ω 2

ω02

≈−

jω0 Leq
2 ∆ωω0

(4.10)

Using the relationship of ω02 = 1/(LeqC1), it becomes
Z (ω ) = − j

ω0 Leq
∆ω

2 ω0

=−j

1

(4.11)

2∆ωC1

The noise voltage at the oscillator output therefore is
2
vn2
i2
i2
1
= n Z (ω ) = n
∆f ∆f
∆f ( 2∆ωC1 )2

≈ 4kT ( K NF2GM2 + K NF1GM1 + Γ nGMi1 )
=

1

( 2∆ωC1 )

2

(4.12)

kT ( K NF2GM2 + K NF1GM1 + Γ nGMi1 )

( ∆ωC1 )

2

Phase noise is the ratio of noise voltage to the signal amplitude. Using Eq. (4.7), we
have,
 ∆vnf 
L (ω ) = 10log  2 
 va 2 


2
8ω kT ( K NF2GM2 + K NF1GM1 + Γ nGMi1 )
= 10 log 0
, dBc/Hz
∆ω 2 I B2QR2
2

(4.13)

The division by two in the denominator, Va2/2, is because Va is a peak value and needs
to be converted into RMS, since noise is an RMS value.
In deriving the phase noise (Eq. 4.13), we use half of the pseudo-differential
circuit to calculate both the noise and signal, therefore, unlike the bandpass filter (end
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of Section 3.2.2), we do not need to add 3 dB to the phase noise for a pseudodifferential circuit.
Lee [83] states that the thermal noise in Eq. (4.12) contributes equally to the
fluctuations of oscillation amplitude and phase, i.e., AM noise and PM noise, per the
equipartition theorem of thermodynamics; further, when an amplitude-limiting scheme
exists, as in every practical oscillator, only half of the noise (PM noise) shows up as
phase noise, and the other half (AM noise) disappears (presumably into heat). On the
other hand, Ken Kundert, the primary designer of the Cadence® SpectreRF®
simulator which we use to simulate the phase noise, states that when an amplitudelimiting scheme exists, the AM noise actually mostly turns into PM noise rather than
disappearing; consequently, almost 100% of the noise in Eq. (4.12) shows up as phase
noise [91]. The simulator is implemented assuming that the thermal noise is 100%
converted into phase noise. The difference between Lee’s theory and that of Kundert
is 3 dB. As shown by Eq. (4.13), we use Kundert’s theory here, since this is how the
simulator is implemented, and several RF engineers whom the author surveyed stated
that they did not see a (3-dB) phase noise discrepancy between silicon and
SpectreRF®.
Once again, Eq. (4.13) does not take into account the noise-to-frequency
translation due to the oscillator nonlinearity and the phase noise floor. However, as we
shall see below, it yields results with reasonable accuracy, mainly because the thermal
noise of active-inductor oscillators is 30-40 dB higher than that of passive L-C
oscillators and it dominates all other sources and mechanism in overall phase noise.

118

4.2.3 Example of Active-Inductor Oscillator

Figure 4-8 The oscillator circuit. IS = IF = 250 µA, IB = 50 uA, VF = VQ = 0.5, VCM = 1.35, Vloss = 0.

The oscillator circuit in this design is shown in Fig. 4-8. IF and IS are external biasing
currents that provide the biasing voltages for the single-transistor current sources P4,
P6, P0, P3 and P1. The current from P1 is duplicated by NFETs N4, N1 and N7 to
provide the tail currents for the differential pairs N2-N3 and N5-N6. PFETs P8-P9 and
P5-P7 implement the varactors for frequency and Q tuning, respectively. NFETs N0,
N2 and N3 form an all-NMOS active inductor, and N5, N6, N8 form the mirrored
active inductor to realize a pseudo-differential circuit.
N11, whose gate voltage is controlled by Vloss, operates in the linear region since
its source and drain are connected to equal voltages. By increasing Vloss, N11 can be
turned on and acts as a resistor Rloss across the differential circuit. Rloss is equivalent to
a grounded resistor of value Rloss/2 for each half of the circuit. Since Rloss/2 is in
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parallel with g2 in Fig. 2-28, per Eq. (2.58), it has the effect of decreasing the circuit
QR. N11 is designed as a risk mitigation measure in case the circuit is unstable due to
inaccurate transistor modeling or parasitic extractions and is normally turned off.

Figure 4-9 The limiting effect of the differential-pair negative resistor. (a) dc simulation results; (b)
Periodical Steady State (PSS) simulation results. Markers A and B show the maximum GM and
steady-oscillator GM, respectively.

The IB terminal connects to an external biasing current IB, and generates the gate
voltage for the tail-current source of the differential pair N10-N12. N10 and N12
implement a negative resistor due to their cross connection. As shown in Fig. 4-3, the
differential pair doubles as a current limiter by proper transistor sizing and biasing.
This is shown in Fig. 4-9. Under biasing conditions identical to its operation within the
oscillator circuit, the V-I transfer function of the differential pair was simulated. The
dc simulation shows that the output current is clipped at about 14 uA, and the GM plot
shows that as the input signal amplitude increases, the effective GM decreases
smoothly to allow for smooth oscillation amplitude settling. To make the loop gain > 1
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and start an oscillation, the active inductor Rp must be greater than 1/73 µS = 13.7 kΩ.
By tuning IB, the oscillation amplitude can be adjusted, since IB determines the
“starving” point of GM in the oscillation loop. However, as seen in Fig. 4-5, IB diverts
a small portion of current out of N0 and N8, and will therefore change fR a little bit.
This effect can be reduced by adjusting IF and IB jointly. As discussed before, if IB is
overly large, the oscillation will be voltage limited by the active inductor and the
output harmonic distortion will be high.

4.2.4 Design Considerations
Per Eq. (4.3), it is desirable to have a higher QR so that the oscillator-output harmonics
are low. On the other hand, a higher QR will increase the sensitivity to the GM phase
error. Considering both, a QR ≈ 100 is chosen for the active inductor. QR will be
decreased by the gds of N10 and N12. If the terminal currents and voltages of the
cross-connected differential pair N10 and N12 are monitored, significant phase shifts
are found on their drain currents, due to the two Cgd terms. However, both can be
considered as extrinsic to the two NFETs and absorbed by CP in the active inductor
(Fig. 4-2). With this treatment, when N10 and N12 are closely placed in layout, the
phase shift of their intrinsic GM is very close to 0°. Similarly, their Cgss and Cjds can be
absorbed into CP, reducing f0 a little bit. To keep the parasitic capacitance balanced in
the differential circuit, the cross connections of N10 and N12 are made fully
symmetrical in layout through the use of dummy interconnects.
To prevent the oscillator load from reducing f0, the source followers N15 and
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N16 are placed within the oscillator layout to reduce their gate-connection lengths.

4.2.5 Simulation Results and Analysis
Figure 4-10 shows the transient simulation results from Cadence SpectreRF™, for
both the single-ended and differential output voltages. Figure 4-11 shows the PSS
results, with f0 = 5.929 GHz, Vpp,diff = 536.7 mV, THD = 0.6% (–44.4 dB). The output
current of GM, in contrast, has a THD of 6.2% (–24.2 dB), showing that GM is acting
as the amplitude limiter as designed. Iout of GM lags the GM input voltage (Voa – Vob) by
41.7°, because the effect of the Cgds is included in Iout of GM, which cannot be
extracted from simulation. The output current of GM is
I out = ( g m − jω0 2Cgd )VGate

(4.14)

Figure 4-10 Transient simulation results of the oscillator (OSC0.2).
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Figure 4-11 PSS simulation results of the oscillator. (1) Output voltage Voa – Vob in time domain. (2)
Spectrum of Voa – Vob. (3) Output current of differential-pair GM in time domain. (4) Spectrum of
GM output current.

The factor of 2 arises from the fact that due to the cross connection, Vgate and
Vdrain of the GM cell are complementary. Per the discussion in Section 4.2.2, the Cgds
can be absorbed by active inductor Cp and thus the GM phase lag is in fact much less
than the apparent value 41.7°.
In Fig. 4-11, when dividing Iout = 29.5 µA by the GM input voltage Voa – Vob =
536.7 mV we get the effective transconductance GM,eff = 54.97 µS, contradicting the
value of 57.3 µS at the signal amplitude of 236 mV, as predicted by Fig. 4-9(b). The
apparent paradox is again due to the parasitic capacitances Cgds of N10 and N12,
which generate an orthogonal current and inflate the observed Iout, per Eq. (4.14).
Since we know that the angle of Iout is about 41.7° from simulation, we have
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GM,eff

29.5 µA ⋅ cos 41.7o
=
= 41 µS
536.7 mV

(4.15)

very close to the Fig. 4-9(b) prediction of 40.65 µS.

(a)
Figure 4-12 (a) Phase noise of the oscillator. (b) Noise summary.

(b)

Figure 4-12(a) shows the phase noise, which is –73.28 dBc/Hz at 1 MHz offset
from f0, not very good compared with passive L-C oscillators, whose phase noise is
around –100 to –110 dBc/Hz at 1 MHz offset when f0 = 1.6 – 2.4 GHz. But we will
look at this issue further and see where the limitation to good phase noise comes from.
Figure 4-12(b) shows the noise summary. The top ten noise contributors are all
primary FETs within the active inductor, therefore, there is not much one can do to
reduce the phase noise without sacrificing something else.
Table 4-1 shows the calculated versus simulation results. The small-signal
parameters are extracted from the dc operating points, and are almost the same as
those of the active inductor, as the dc biasing is the same. There are a few minor
differences because of the addition of the negative-resistor differential pair, which
modifies the circuit biasing current by a small amount. The addition of the crosscoupled differential pair does change the biasing slightly. It is found that the
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calculated f0, oscillation amplitude Vo,a, and phase noise are all very close to the
simulation results, confirming the validity of the analysis.

negative resistor

Active Inductor

Table 4-1 Calculated versus Simulated Oscillator Parameters
ParaParameter
Unit Value meter
Unit
gm1
mS
1.22 GammaN
gm2
mS
1.09 GammaP
gm3
mS
1.18 KNF1
C1
fF
19.77 KNF2
C2
fF
22.35
pA/
sqrt(Hz)
C3
fF
20.30 In
g1
uS
126.16
g3
uS
GHz
170 f0
G
mS
Grad/s
2.39 ω0

Adjusted
Values

C1 extra,
(Mi1, Mi2)

fF

3.52

Rp

Kohm

g1 extra,
(Mi1, Mi2)
IB

uS
uA

1.4
15.8

QR
Vo,a

mV

Phase
Noise @ 1
MHz offset

dBc/Hz

Gmi
C1
g1

uS
fF
uS

81.4
23.29
127.56

Sims
0.8786
0.9685
3.6942
1.8471

Calc'd

Equation
(2.73)
(2.73)
(2.69)
(2.71)

10.85

10.448

(4.9)

5.929

5.930
37.26

(4.5)
(4.5)

33.35

(4.6)

267.6

28.94
263.47

(2.58)
(4.7)

-73.28

-74.35

(4.13)

4.3 Scaling of the Active-Inductor Oscillator
The active-inductor oscillation frequency f0 is roughly proportional to the ratio of
gm/C, where gm is the average FET transconductance, and C is the total effect of Cgs,
Cjd, interconnect, etc. If the gate-overdrive voltage VOD = VGS – VTH is to be kept the
same because VDD is the same, we need to have W ∝ L. Since [92]
g m = µnCox

W
2
(VGS − VTH ) , Cgs ≈ W ⋅ L ⋅ Cox
L
3

we have
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(4.16)

f0 ∝

gm
1
∝ 2
Cgs L

(4.17)

In reality, Cgs is only about 25-30% of the total capacitance. Cjd is proportional to
W, not to W⋅L ∝ L2 when VOD is fixed. For this design, all high-frequency signal
interconnect widths are at the minimum required by the topology design rules (TDRs),
and the dc currents they carry are all well under electron migration (EM) limits, hence
within the ranges in this design, the parasitic capacitance from interconnects does not
scale. The overall effect is that when L increases, the f0 reduction is less than the 1/L2
prediction. Put this in another way, if we further reduce all gate lengths by half, f0 will
increase, but to a value less than quadruple.
To validate the L scaling and provide a remedial plan in case device modeling
and parasitic extractions are incorrect, the active-inductor oscillator was also designed
with L = 0.4 µm, with the same power dissipation. The simulation results are shown in
Fig. 4-13.
Another dimension of circuit scaling is power, which translates into transistor W.
If VDD, transistor VOD and L are not changed, for the same circuit, we can double all
transistor Ws, make the circuit consume doubled power and occupy doubled silicon
area, and reduce the noise level by 3 dB [1]. Alternatively, we can scale W down,
reducing the power dissipation and area, at the cost of a higher noise level. However,
there are a few practical considerations that limit how small the oscillator can be.
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Figure 4-13 Simulation results of the L = 0.4 µm oscillator (OSC0.4).

First, for each particular IC process, TDRs set a limit on the minimum circuit
feature size, be it a MOSFET or connection, and consequently transistor Ws cannot be
arbitrarily small. Second, the external loading of 50-Ω from instruments does not scale
and requires the same driving capability on the output buffer, thus a smaller core
circuit will require a higher-performance buffer, since the driving capability of the
core decreases and the input capacitance of the output buffer must reduce
correspondingly. Third, the minimum-width interconnects can carry currents for
MOSFETs much larger than their minimums, and the interconnect capacitance does
not scale with W in the operating frequency equation:

f0 ∝

gm
Cgs + C jd + Cinterconnect

(4.18)

Thus, within a certain range (W ≈ 0.2 - 16 µm and L = 0.2 µm), gm scales with
Cgs and Cjd linearly, with Cinterconnect being a constant, and circuits using minimum Ws
will be penalized with a lower f0, because Cinterconnect is a major portion in the total
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capacitance and does not change. On the other hand, if Ws are close to the upper limit
(≈16 µm), f0 will be higher and closer to the limit set by the active devices, but the
circuit consumes more current. The OSC0.2 example uses W = 3 µm for primary
NFETs, so we are closer to the low end of f0 and did not fully explore the device
potential. The reason of not using large Ws is that due to the high f0, power dissipation
will become excessive (> 20 mW) when Ws close to the high end is used.

4.4 Conclusion
Active inductors can be used to implement oscillators by means of a feedback scheme
or negative resistor. The phase shift of the feedback scheme must be kept small, or the
circuit may not oscillate at several GHz. To keep the harmonic distortion of the output
voltage low, the negative resistor must be the amplitude limiter, not the active
inductor. The oscillation frequency, amplitude, and phase noise of the active-inductor
oscillator have been analyzed and the calculated results match the simulated results.
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CHAPTER 5

IMPLEMENTATION AND LAB TESTING
5.1 The Need for Differential Signaling
All filters and oscillators are designed differentially to suppress noise coupling and
double the dynamic range. This is especially important at several GHz, because the
substrate and interconnects can act as a feed-forward “bridges” between filter input
and output due to the parasitic capacitive coupling of the signals, as illustrated in Fig.
5-1(a). If all signals are differential and closely placed in layout, as shown in Fig. 51(b), the positive and negative signal lines will tug the local substrate in opposite
directions and inject minimum capacitance-coupled currents into the substrate; thus
there is very little substrate coupling. The cost is that the parasitic capacitances
appearing to the differential signal nodes become larger, since they are now connected
to virtual grounds instead of resistive substrate or other parts of the circuit through a
metal connection.

Figure 5-1 Substrate and interconnect coupling. (a) Single-ended circuit. (b) Differential circuit.

This principle in fact applies to any interconnects, such as power rails, that have
to bridge two differential signals. It also applies to any signals that require isolation,
not only between the inputs and outputs. The general rule is to keep differential signals
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symmetrical and reasonably close (not so close as to incur unnecessarily large
parasitic capacitance); if there is any coupling to other interconnects, the coupling
should be kept symmetrical, even at the cost of placing dummy metals and incurring
extra capacitances.

5.2 The Input and Output Buffers Design
5.2.1 The Need for Input and Output Buffers
Since all the core circuits are designed differentially and the testing instruments are
single-ended (differential Vector Network Analyzers, VNAs, are commercially
available, but expensive at this time), we need to convert the input signals to the filters
from single-ended to differential. This is commonly done by “baluns” at RF. Since we
do not have access to differential (GSGSG, G-ground, S-signal) microprobes, to use a
balun, the differential input signals will have to be connected to bondpads that will
have to be accurately characterized. Further, a bondwire will have a bandpass effect
due to its inductance. To mitigate the risks, we decided to use a single-ended (GSG)
microprobe to inject the input signal, and design an on-chip input buffer to implement
the single-ended-to-differential conversion. The input buffer must provide the proper
termination resistance to the input to prevent signal reflections and the correct signal
common-mode voltage to the filter-core inputs, as shown in Fig. 5-2. Ideally, the input
buffer should provide a pair of differential output signals that are equal in amplitude,
and out of phase by 180°, for all frequencies processed by the RF filter.
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Figure 5-2 The need for input and output buffers/drivers.

An on-chip output driver is needed to convert the differential signals back into a
single-ended signal, and more importantly, to drive the 50-Ω load plus the large probepad parasitic capacitance (≈ 170 fF). Its input capacitance presented to the RF filter
core must be very low so as to minimize reducing f0. Ideally, its transfer function from
the inverting and noninverting inputs to the output should be equal in amplitude and
phase (excluding the 180°), at all frequencies of interest to the filter.
The filters will need both the input buffer and output driver, and the oscillators
will need the output driver only.

5.2.2 The Input Buffer Design
The most difficult part of the input-buffer design is to obtain fully symmetrical
differential output signals at 1-7 GHz using only active devices, i.e., the function of a
balun. Between roughly 20 and 500 MHz, transformers with double secondary
winding can be used to implement baluns. For higher frequencies, microwave devices,
such as the 180° Hybrid [85], can be used to implement balun functions. Both can
produce theoretically fully symmetrical differential outputs. However, for this design,
the differential outputs cannot be fully symmetrical since only transistors can be used.
As shown in Fig. 5-3, a signal-inverting mechanism is required for the inverting
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output path. It could be part of the signal driver function or separate, but in either case,
the two signal paths are not fully symmetrical, because the basic MOSFET circuitry
cannot implement inverting and non-inverting functions using the same topology. The
inverting output will experience more delay, and a different (usually higher)
attenuation, thus for a certain sinusoidal input test signal, VO+ and VO– will be different
in amplitude and phase. The amplitude and phase differences will vary with frequency
as well, as the signal-inverting block, its loading to the input and loading by the signal
driver are all functions of frequency. When the differential inputs are not fully
symmetrical, the filter operation is degraded due to the equivalent common-mode RF
signal input. Our goal is to make the amplitude and phase differences as small as
possible from 1 to 7 GHz.

Figure 5-3 The signal path of single-ended to differential conversion.

Note that a common technique used in the digital circuitry is to insert a delay cell
in the non-inverting path, as shown in Fig. 5-3, to balance the delay from the inverting
block, which is a CMOS inverter. The delay cell is a CMOS pass-gate switch in the
ON state, with identical MOSFETs as those of the CMOS inverter. This technique can
improve the differential pulse signal matching significantly, but cannot be used here
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since the signals are sinusoidal and inverter outputs will become pulses.

Figure 5-4 The input buffer circuit schematic.

The complete schematic of the input buffer is shown in Fig. 5-4. The input signal
is connected to the drains of N13 and P6, which are both diode-connected. By proper
biasing and choice of aspect ratio, N13 and P6 provide a resistance around 50 Ω for
input matching and a common-mode voltage of 1.1 V to N48 and N43. The core of the
circuit is a differential transconductor [46], with one input connected to ac ground at
P1 and N0. The signal-inverting function is implemented through the differential
structure. N52 operates in the linear region and is a resistor. Different from the
transconductor, which has NFETs mirroring the Ids of N58 and N45, the gate voltages
of N58 and N45 are buffered using source followers (P48 and P49) as output voltages.
P48 and P49 also provide the desired common-mode voltage of 1.35 V to the filter.
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Figure 5-5 ac simulation results of the input buffer: magnitude (left) and phase (right).

This circuit is chosen mainly for its symmetry of the differential outputs. The
simulation results are shown in Fig. 5-5. The two output magnitude and phase
differences at 5 GHz are 2 dB and 38°, respectively, not ideal, but close enough and
are the best among the possible choices. The balun function design is non-trivial due
to the high operating frequency.

5.2.3 The Output Buffer Design
The fundamental issue in designing the output buffer is to obtain some voltage gain, or
rather, an acceptable level of attenuation, at 1-7 GHz, when driving a load of 50 Ω
plus a capacitance of a few hundred fF with a low Cin of less than 10 fF. To a lesser
extent, the individual transfer functions from the two differential inputs to the single
output should have equal amplitude and be 180° out of phase, and the gain profile
should be as flat as possible from 1 to 7 GHz. MOSFETs need gate voltage (Vgs) to
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generate output current, and in turn, gain. However, at these frequencies, the load,
|1/(jωCgs)| becomes very low, and hardly any voltage can be generated; hence it is
difficult to obtain gain from cascade stages.
A 10 M – 18 GHz dc blocker will be inserted in the output path, so the 50-Ω
load will not draw dc currents due to a non-zero signal common-mode voltage.
Passive inductors cannot be used to neutralize the load capacitance and expand the
bandwidth through “shunt peaking” [16, 83] because the resulting buffer will be
narrow-band and inductors are not available in the TSMC LOG018 process. A wideband buffer is required since a large simulation-silicon discrepancy is expected and we
do not know beforehand what f0 shift to expect.

Figure 5-6 (a) A single gain stage. (b) Cascaded gain stages.

Figure 5-6(a) shows the simplified equivalent circuit of a single-amplifier stage.
The FET has to be in CS configuration, since CG or CD configurations have less gain.
The output is loaded with RO, which includes gds terms, but more likely, also an
intentional small resistance from other transistors. The transfer function is
T (s) =

g m CL
s + RO1CL

(5.1)

and two examples are shown in Fig. 5-7. A lower RO ≈ 1/gm will yield a wider
bandwidth (f–3 dB) but also incur some extra parasitic capacitance because the Cjd from
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a current-source load will become Cgs or some other larger capacitance, but it will
never increase the absolute gain at frequencies from 1-7 GHz. However, relatively low
RO has to be chosen because otherwise the dc gain will be too high, and possibly
saturate the dc operating point of the driver when multiple stages are cascaded, as
illustrated in Fig. 5-6(b).

Figure 5-7 The frequency response of the circuit in Fig. 5-6(a). CL = 500 fF and RO = 20 kΩ; CL = 420
fF and RO = 100 kΩ.

To increase the absolute gain at 5 GHz, we can increase gm, but that means a
larger transistor has to be used, and presenting a larger load to the filter core. Or we
can cascade a few stages, to boost the driving capability, but the attenuation at 5 GHz
will increase, because the voltage gain of each stage at 5 GHz is less than 1. Therefore,
a delicate balance between keeping Cin low and using more stages has to be stricken.
One may suggest that high-dc-gain stages be used, and then using feedback to
make the gain profile flat and expand the f–3 dB, as shown in Fig. 5-6(b). This proves to
be impossible to implement at 1-7 GHz, as stability cannot be maintained due to the
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phase shift of the circuits at these frequencies. Local feedback was judiciously used in
the final circuit.

Figure 5-8 The output-driver circuit schematic.

The output-driver circuit is shown in Fig. 5-8. Current sources N65 and N61 are
the load of the source followers, and cascode devices N63 and N62 convert the source
follower voltages into currents into the Cin of the driver core. The driver core is again
a transconductor [46], with one of the outputs mirrored back to the same node as the
other output via N41 and N60. The only internal node of the signal-inverting circuit,
Vo2+, is low-impedance, to ensure that its pole frequency is far higher than the
dominant pole at Vout.
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Figure 5-9 The simulation results of the output driver. Panel 1: cursors A and B are gains from singleended input on the Vip and Vin terminals, respectively. The differential-input gain, Vo/(Vip – Vin),
is –19.05 dB.

The ac simulation results of the output driver are shown in Fig. 5-9. It is seen
that the gain difference and phase errors at 5 GHz for the two differential input
terminals are 2 dB and 20°, respectively, and the gain at 5 GHz is about –19 dB.
Similar to the input buffer, the output driver is not ideal. It was selected based on
the stringent requirements and various tradeoffs.

5.3 Circuit Modules Design
Due to the lack of confidence in the available device models and parasitics-extraction
data, the active-inductor filter and oscillator are both designed in several different
versions: gate length L = 0.2 µm and 0.4 µm, regular Q and higher Q. As an example,
Fig. 5-10 shows the regular-Q 0.2-µm bandpass filter module (BP0.2), which consists
of three cascade blocks: the input buffer, the filter, and the output driver.
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Figure 5-10 Regular-Q 0.2-µm-gate-length bandpass-filter module (BP0.2).

(a)

(b)

Figure 5-11 (a) The 0.2-µm-bandpass-filter (BP0.2) module layout (microphotograph). (b) The BP0.2
filter-core layout (screen capture).

The module's layout is shown in Fig. 5-11. The active-inductor filter core
occupies 26.6 µm × 30 µm, including biasing and tuning transistors. In contrast, a
spiral inductor alone typically occupies 300 µm × 300 µm. In doing the circuit layout,
the following considerations should be attended to simultaneously:
1.

Parasitic capacitance should be minimized to maximize the operating frequency.
The layout should be generally compact; however, there is a tradeoff between
reducing length of interconnects and reducing the lateral capacitance between
metal traces. Since the capacitance is inverse proportional to the spacing, high139

frequency trace spacing is maintained at twice or more the TDR minimum when
possible.
2.

To reduce drain-diffusion capacitance, MOSFET drains should be shared
whenever possible.

3.

Device and interconnect layouts are symmetrical for the differential circuit. Due
to the low device count, generally a common-centroid method cannot be used,
but symmetry should be maintained. Dummy poly strips should guard peripheral
transistors to ensure that their gates are similar to those of the internal ones [93].

4.

Metal widths should be carefully evaluated for each connection: the width
should be low to reduce parasitic capacitance, but should be wide enough to
comply with electron migration rules, and more frequently, not to introduce any
excess dc voltage drop.

5.

Long signal wires should be routed using top metal layers to reduce their
capacitance to the substrate. Metal isolations may be used to decouple signals.
It is noted that all of the above considerations are tradeoffs and should be

evaluated on a case-by-case basis. There are no fixed rules as to what is best.

5.4 Chip Level Design
Since each active-inductor oscillator or filter module has about 9 biasing terminals, 10
modules would need a 90-pin package. PGA (pin grid array) packaging can provide
more than 90 pins, but it requires expensive mounting and PCB (printed circuit board)
technologies. To keep the logistics work simple, a 40-pin dual-in-line package
(DIP40) is used, and the biasing pins are multiplexed among the modules, as shown by
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the chip-level schematic in Fig. 5-12. The chip-level schematic is also important for
layout verification. As shown in Fig. 5-13 (a), to satisfy the layer-density requirement
by the foundry and create decoupling capacitance, the power and biasing nets need to
be expanded and blanket the entire chip, for poly and all 6 metal layers. Due to the
vast variation in layout scale between filter/oscillators cores and the entire chip, shortor open-circuit mistakes often happen, and LVS (layout versus schematic) checker
will report these as discrepancies, even though locating a short-circuit place is still not
easy and requires experience.

Figure 5-12 The chip-level schematic.
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(a)
(b)
Figure 5-13 (a) The test-chip layout including probe pads and bond pads. (b) The packaged test chip (1
out of a lot of 40).

The chip-level design involves the following aspects:
1.

Floorplanning: the test chip area is 7 mm2 and needs to be shared among bond
pads, power rails, test modules including their probe pads, and separation
between the test modules. These layout elements need to be properly organized
to allow for an orderly implementation of various requirements.

2.

Bondpads and probe pads: there were no library pads by the time of tapeout, so
all pads are created manually. The pads are stacks of every available metal
layers stitched together by vias at a density and pattern dictated by the foundry.
The signal pads of RF microprobe pads contain only the top-layer metal (metal6) to reduce their parasitic capacitance to the substrate, but need to have a metal1 ground shield to decouple them from the substrate. All bond pads have ESD
(electro-static discharge) protection diodes which are located beneath the power
rails.
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3.

Power and signal busses: they need to be sufficiently wide to reduce the dc
voltage drop. The busses are arranged in concentric rings to even the voltage
drop and reduce connection resistance.

4.

Layer density compliance: all physical layers (poly, metals 1-6) need to occupy
a pre-defined percentage of the overall reticle as required by the chemical
planarization step during fabrication. This is done by expanding the power and
ground nets, with an added benefit of noise filtering.

5.

Wide metal stress and separation rules: to prevent mechanical stress and
damages during thermal cycles, metals spanning more than 25 µm in either the x
or the y direction need to have slots in between. The minimum spacing is
doubled when either adjacent metal strip is wider than twice the minimum, to
reduce the chances of short circuits. These two design rules are not implemented
in the tool package and have to be manually added to the rule files.

5.5 Biasing and Lab Testing
As shown in Fig. 5-14, a small daughter-PCB board is designed to hold the test chip
under the microscope. A 3-foot-long 40-wire-wide flat cable is used to connect the
daughter board to a mother board, which contains a number of switches and
potentiometers to allow quick permutations of the test setup for the different modules.
25-turn precision potentiometers are used for generating biasing voltages and currents,
which are monitored by a multimeter, so that currents and voltages can be adjusted
with resolutions up to 0.1 µA and 0.1 mV, respectively.
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Figure 5-14 Biasing circuit for the test chip. The small circuit board carries the test chip and goes under
the microscope. The larger circuit board generates tunable biasing voltage and current.

Microprobes are used to gain access to the test circuit modules for RF signals
and connect them to the appropriate instruments, such as a VNA (vector network
analyzer) and spectrum analyzers.

5.6 Test Results
5.6.1 5-GHz Active Inductor Oscillator (OSC0.2, L = 0.2 µm)
Figure 5-15 shows the output spectrum of a 5-GHz oscillator, at the same nominal
biasing as the active inductor in Fig. 2-29, with IB = 80 µA. The oscillation frequency
of 5.645 GHz is about 91% of the simulation results as we shall see below. The phase
noise is –66.6 dBc/Hz at 1-MHz offset, measured with an Agilent™ 8562EC
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Spectrum Analyzer. The oscillator module is simulated at the same biasing conditions
with output buffer and load, as shown in Fig. 5-17. The simulation results are shown
in Fig. 5-18 for comparison.

Figure 5-15 Output spectrum of a 5.6-GHz oscillator (including a 50-Ω output driver). The center
frequency is f0 = 5.645 GHz, the magnitude is –52.78 dBm, corresponding to a peak voltage of
134 mV at the circuit core. The attenuation of the output buffer at 5.645 GHz is 39.3 dB. The
2nd and higher harmonics are below the noise floor (≈ –73 dBm). (Data Ref# OSC0.2-C22-SPA00040)

Figure 5-16 Measured phase noise of the 5-GHz oscillator, including the output buffer.
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Figure 5-17 Test-bench configuration for the 5-GHz oscillator (L = 0.2-µm).

Figure 5-18 Simulation results of the fabricated 5-GHz oscillator with output buffer and load.

The signal amplitude on the 50-Ω load is 12.45 mV, corresponding to –25.1
dBm. The output-buffer gain is calculated to be –23.8 dB, close to the simulation
result of –24.8 dB at 6.22 GHz. The phase noise is –68.4 dBc/Hz at 1 MHz offset,
146

about 1.8 dB better than the measured result. We note that a minor design flaw in the
fabricated oscillator degraded the phase noise by about 4 dB, as shown in Figs. 5-19
and 5-20.
N13, N1, N4 and N7 in Fig. 5-19 are all biasing transistors, and they do not
affect the active-inductor oscillator’s frequency directly. Hence they do not have to be
minimum-length devices. They are minimum length (0.2 µm) in the fabricated
oscillator, but have tripled length (0.6 µm) and widths in the improved circuit in Fig.
4-8. The phase noise of the latter is lower by 4.1 dB, because these transistors
contribute less flicker noise due to the increased gate area. The frequency is reduced
by about 6% due to the use of 0.6-µm devices.

Figure 5-19 A minor design flaw in the fabricated oscillator, shown by the circle.
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Figure 5-20 The simulated phase noise of the fabricated OSC0.2 core without output buffer is 4.1 dB
worse than the example shown in Fig. 4-8 due to the smaller L in the tail biasing FET.

5.6.2 The 2.6-GHz Active Inductor Oscillator (OSC0.4, L = 0.4 µm)
Figure 5-21 shows the output spectrum of the 2.6-GHz oscillator. The measured
frequency is 2.59 GHz, and the measured phase noise is –73.2 dBc/Hz at 1 MHz
offset, as shown in Fig. 5-22. The simulated results are shown in Fig. 5-23. The 3.1dB phase noise difference between simulation and measurement can be explained by
the difference in their f0s. Per Eq. (4.13), the phase noise is proportional to f0. Thus if
f0 increases from 2.363 GHz to 3.036 GHz we should see an increase of phase noise
by 20*log(3.036/2.363) = 2.2 dB.

148

(a)

(b)
Figure 5-21 2.6-GHz-oscillator lab results. (a) The output spectrum of the 2.6-GHz oscillator (with 50Ω output driver), the center frequency is f0 = 2.589 GHz, the magnitude is –30.79 dBm,
corresponding to a peak voltage of 130 mV at the circuit core. (b) Output signal of the 2.6-GHz
oscillator displayed on a Tektronix 11801B high-speed digital sampling oscilloscope. The
measured signal has a peak-to-peak amplitude of 11.698 mV at a frequency of 2.574 GHz,
corresponding approximately to a peak voltage of 186 mV at the circuit core when the power
splitter and cable attenuation of 7 dB is deducted.
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Figure 5-22 Measured phase noise of the 2.6-GHz oscillator (OSC0.4, L = 0.4 µm).

Figure 5-23 Simulation results of the fabricated 2.6-GHz oscillator with output buffer and load.
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5.6.3 The High-Q Active-Inductor Bandpass Filters
Figure 5-24 shows the frequency profiles of the high-Q bandpass filters, for L = 0.2
µm and L = 0.4 µm, respectively. Figure 5-25 shows the f0-variation when Q is tuned
via the varactor voltage VQ. VQ changes C2 in Fig. 2-28, and due to 2nd-order effects,
changes f0 by a small amount. Since the bandpass filter’s Q is the active inductor QR
modified by the extra parasitic elements from the input GM and output buffer, the QR
tuning characteristic of an active inductor will be the same (of course, we cannot
measure QR directly).

(a)

(b)

Figure 5-24 Measured frequency responses of the bandpass filters (S21). (a) Lgate = 0.2 µm, f0 = 5.4
GHz, Q = 365; (b) Lgate = 0.4 µm, f0 = 2.79 GHz, Q = 661. The midband gain is set at 20 to 30
dB for high SNR and can be adjusted via IB.
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Figure 5-25 Measured Q-tuning characteristic of the 0.2-µm gate-length bandpass filter vs. the varactor
voltage VQ for 292 ≤ Q ≤ 665. Over this range, f0 decreases from 5.42 GHz to 5.3 GHz (a 2%
change). Note that Q can be tuned over different ranges depending on the baseline Q as set by
the choice of biases. Here, the baseline Q was set to 410 at VQ = 0.6 V by choosing VCM = 1.29 V
with all other biasing conditions given in Fig. 2-29.

Figure 5-26 Simulation results of IIP3, which is 0.523 Vpp, differentially.

The simulated input-referred 3rd-order intercept point (IIP3) is 0.523 Vpp, as
shown in Fig. 5-26. The simulated 1-dB compression point is shown in Fig. 5-27. The
simulated noise figure is shown in Fig. 5-28.
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Figure 5-27 Simulation results for deriving the input 1-dB compression point, which is 0.128 Vpp,
differentially.

Figure 5-28 Simulated Noise Figure (RS = 50 kΩ) and equivalent output noise.

Figure 5-29 Plot of IIP3, input 1-dB compression point, and equivalent output noise.

A higher QR is associated with an approximately proportional higher shunt
resistor Rp in the active inductor per Eq. (2.62), and consequently, the midband gain is
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higher. However, this means that the input signal and active-inductor internal noise
current will both be amplified more; consequently, IIP3 and 1-dB compression point
will reduce and the output noise voltage will be higher. This tradeoff is shown in Fig.
5-29.
The performance of the 5.4-GHz active-inductor filter is compared with two
other recent designs in Table 5-1.
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Table 5-1 Performance Summary of the Active-Inductor Filter and Comparison
Specifications
This Work
Ref. [45]
Ref. [8]
Technology
0.20-µm CMOS
0.35-µm CMOS
BJT, 0.35-µm SiGe
BiCMOS
Filter order
2
2
2
Layout area
26.6 µm × 30 µm
200 µm × 140 µm
< 200 µm × 200 µm
VDD
1.8
2.7
3.3
IDD
2.44 mA
17 mA, Q dependent
Power
4.4 mW
45.9 mW
< 25.2 mW
f0
5.4 GHz
0.9 GHz
6.5, 8.3, and 10 GHz
f0 tuning range
3.34 GHz to 5.72 GHz
0.4 to 1.1 GHz
6.5 to 10 GHz
Q tuning range
2 to 80
2 to 381
2 to 665 (∞ possible)
–15 dBm (0.112 VPP), –26 dBm1 (0.032 VPP),
IIP3
0.523 VPP or –1.65 dBm
1
0.9 GHz, Q = 40, gain
8.5 GHz, 15.1 dB
from 50 Ω , 5.7 GHz, 4.7
unknown
gain, Q unknown
dB midband gain, Q = 101
1-dB input
0.128 VPP or –13.9 dBm
–34 dBm1 (12.6
1
compression
mVPP), 8.5 GHz, 15.1
from 50 Ω , 5.7 GHz, 4.7
dB gain, Q unknown
dB midband gain, Q = 101
Output Noise
–147 dBm/Hz
0.8 µV/Hz1/2 1, 5.7 GHz,
4.7 dB midband gain, Q =
101
Noise Figure
25.6 dB at 5.7 GHz1, RS =
8.8 – 10.4 dB1, RS
unknown
50 kΩ, others same as
above
1.78% / 0.72% f0
f0 statistics, σ, Lgate =
0.2 / 0.4 µm, lot of 40
f0 statistics, range, Lgate
±4.2% / ±1.65% f0
= 0.2 / 0.4 µm, lot of
40
1

Simulation results.

5.6.4 Frequency Tuning of the Active Inductor
When used as a resonator in oscillators and bandpass filters, the active inductor’s fR
and QR need to be tuned to desired values. We have seen the filter Q tuning in Fig. 525. Since the bandpass filter’s Q is the active inductor QR modified by the extra
parasitic elements from the input GM and output buffer, the QR tuning characteristic of
an active inductor will be the same.
Active inductor’s fR can be tuned via the biasing currents IF and IS as well as the
varactor control voltage VF. Current tuning can be used as coarse tuning or as a design
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measure, and VF tuning can be used as fine tuning. A tuning example is shown in Fig.
5-30. The results are measured from an active-inductor oscillator. Similarly, since the
oscillator’s f0 is the active inductor’s fR modified by the extra parasitic elements from
the cross-connected differential pair and output buffer, the f0 tuning characteristic in
Fig. 5-30 represents the active inductor fR tuning characteristic as well.

(a)
(b)
Figure 5-30 Tuning the filter center frequency (Lgate = 0.2 µm): (a) frequency-tuning via the varactor
voltage VF; (b) frequency-tuning via biasing currents IF and IS.

In the example, for 0 V ≤ VF ≤ 1.8 V, f0 is measured in the range 5.35 GHz ≤ f0 ≤
5.48 GHz; the simulated f0 changes from 5.29 GHz to 5.51 GHz. For this range of VF
the simulated Q changes from 29 to 37, with the baseline Q set at 34 by VCM = 1.31 V.
Note that Q will be more sensitive to VF if the baseline Q is high. The difference
between simulation and measurement of f0 is mainly due to the inaccuracies in
extracting the parasitic capacitors. When the biasing currents IF and IS are varied from
75 µA to 300 µA, f0 changes from 3.34 GHz to 5.72 GHz. QR varies over a large range
when varying IF and must be reset by iterative circuit biasing. For this reason f0control via IF is intended to be a design measure rather than an on-chip tuning method.
Of course, another design measure for f0 is the gate length L of the primary FETs
in the active inductor, per Eq. (4.17).
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5.6.5 Measured Frequency Statistics
A total of 40 chips are available for testing. This permits us to derive some statistical
information, which reflects to some extent the process variation and the active
inductor’s sensitivities to it. Figure 5-31 shows the frequency histogram of the
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Figure 5-31 Histograms of oscillator f0 at nominal biasing. (a) 5-GHz oscillator, Lgate = 0.2 µm, OSC0.2;
(b) 2.5-GHz oscillator, Lgate = 0.4 µm, OSC0.4.

Table 5-2 shows the statistics results. Each oscillator module is tested on all 40
chips at two biasing levels, nominal (IF = IS = 250 µA) and higher (IF = IS = 280 µA).
We may therefore calculate the statistics of the ∆f0 between the two biasing settings.
The average f0 of the higher-Q modules is always lower than that of regular-Q
modules because of their larger Q-tuning varactor used to increase C2 in Fig. 2-28,
which increases the total module capacitance. The standard deviation of f0 for the 2.5GHz modules is only about 20% that of the 5-GHz modules, because their larger
transistor W and L translate into a smaller process-variation percentage.
We expect the same f0 statistics for high-Q bandpass filters since the filters and
oscillators are designed using the same active-inductor core. Table 5-3 summarizes the
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measured results on the oscillators and filters.
Table 5-2 Frequency (F0) statistics of the oscillators.

Nominal
Biasing
(IF = IS
= 250
µA)
Higher
Biasing
(IF = IS
= 280
µA)
Delta f0
between
the two
biasings

Average (GHz)
Std Dev (MHz)
Min (GHz)
Max (GHz)
Range (MHz)
Range/Std Dev
Average (GHz)
Std Dev (MHz)
Min (GHz)
Max (GHz)
Range (MHz)
Range/Std Dev
Average
(MHz)
Std Dev (MHz)
Min (MHz)
Max (MHz)
Range (MHz)
Range/Std Dev

OSC0.2
5.216
92.67
5.0
5.44
440
4.748
5.289
88.83
5.075
5.503
428
4.818
73.81

OSC0.2HQ
4.938
101.5
4.73
5.128
398
3.921
5.015
97.47
4.818
5.2
382
3.919
77.41

OSC0.4
2.521
18.05
2.483
2.566
82.9
4.592
2.567
17.96
2.53
2.611
81.5
4.537
45.5

OSC0.4HQ
2.463
21.33
2.409
2.5
90.6
4.247
2.507
21.59
2.454
2.544
90.4
4.188
44.15

5.085
63.0
85.0
22.0
4.327

5.882
65.0
93.0
28.0
4.76

1.234
43.0
48.4
5.4
4.377

1.488
42.0
46.4
4.2
2.822

5.6.6 Summary of Measured Results
Table 5-3 Summary of measured results.
OSC0.2
OSC0.4
BP0.2
BP0.4
Measure Simul’d Measure Simul’d Measure Simul’d Measure Simul’d
0.2
0.2
0.4
0.4
0.2
0.2
0.4
0.4
Lgate (µm)
f0 (GHz)
5.645
6.221
2.6
3.036
5.4
6.42
2.8
Peak Amp
134
194
130
96
(mV)
Phase
Noise @ 1
–66.61
–68.41
–73.21
–70.11
MHz
(dBc/Hz)
Q
365
Varies
661
f0 mean
5.216
2.521
(GHz)
f0 stdev
92.67
18.05
(MHz)
1
due to a design flaw (see Section 5.6.1), the phase noise is 4 dB higher than it could be.
2
Figure 3-7.

5.7 Results of Active-Inductor Lowpass Filters
Active-inductor lowpass filters with Lgate = 0.2 µm (LP0.2) and 0.4 µm (LP0.4) were
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fabricated and measured, with results shown in Figs. 5-32 and 5-33, respectively.

(a)

(b)

(c)
(d)
Figure 5-32 Examples of magnitude and phase responses of the module LP0.2, including the input
buffer and the output driver. (a, c) Q is a little too high as shown by the peaking at the passband
corner. The pole frequency is about 4.5 GHz; (b, d) Q is reduced via the loss resistor, resulting in
less peaking. (Data Ref# LP0.2-C17-VNA-00010 and LP0.2-C17-VNA-00020)

The filters operate as intended, as shown by the frequency profiles. However,
since the frequency-sweep range is very wide, from 50 MHz to 7 GHz, the frequency
response of the microprobe contact and cable assembly is not constant across the
frequencies, and distorts both the measured lowpass filter and reference channel gain
profiles. Therefore, after subtracting the reference channel to exclude the effects of the
input and output buffers, the lowpass filter frequency profile is distorted, as shown in
Fig. 5-35, even though the distortion is barely visible in the raw data of the lowpass
filter; the reason is, in part, because the distortion is the result of subtracting two large
159

numbers. Nevertheless, the measured results confirm that via appropriate connections
the active inductor can operate as lowpass filters.

(a)

(b)

(c)
(d)
Figure 5-33 Examples of magnitude and phase responses of the module LP0.4, including the input
buffer and the output driver. (a, c) Q is a little high, leading to peaking at the passband corner.
The pole frequency is about 2 GHz; (b, d) Q is reduced via the loss resistor, leading to less
peaking. (Data Ref# LP0.4-C17-VNA-00010 and LP0.4-C17-VNA-00020)
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(a)
(b)
Figure 5-34 Magnitude and phase responses of the reference channel. (Data Ref# Ref-C17-VNA-00020,
-00011)

Figure 5-35 0.2-µm lowpass filter frequency response, after subtracting the reference channel. (Data
Ref# LP0.2-C28-VNA-00090 and Ref-C26-VNA-00080)

Different from the bandpass filters, the passband gain of the lowpass filters is
approximately 1, while the bandpass filter can have 20-30 dB gain by choice of the
input GM value. The high-frequency feed-through effect due to parasitic capacitance
and substrate, however, is about the same for both the lowpass and bandpass filters,
and sets a limit on stopband attenuation. Therefore, the gain difference between
passband and stopband is expected to be much smaller for lowpass filters and to limit
their use.
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5.8 Conclusion
The all-NMOS active inductor circuit obtained in this work was used to design
oscillators, bandpass and lowpass filters, for a total of 10 circuit module, including an
input-output buffer reference module. The oscillators and filters are fabricated in
TSMC’s 0.18-µm logic CMOS process (LOG018) and the 40 ICs are all tested. All
circuits are functional, with frequencies being about 80-90% those of the simulation
results, due to model and parasitic-capacitance extraction errors.
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CHAPTER 6

CONCLUSION
The rapid growth of wireless applications in consumer products and industrial systems
has generated considerable interest in radio-frequency integrated circuits (RFICs), and
a demand for a great variety of different products with emphasis on low cost. The
passive on-chip inductor is the staple of wireless communication ICs in order for
implementing RF filters and oscillators as well as impedance matching. Passive
inductors typically occupy 20-50% of the total silicon area and require special
technologies, such as thicker metal layers or a high-resistivity substrate, resulting in
higher cost. Their lack of tunability makes designing a robust product across process
corners challenging and requires stringent modeling accuracy. Active inductors, on the
other hand, occupy merely 1-10% the area of passive inductors, and they can be
continuously tuned to cover process/temperature variations and to operate over a wide
frequency range. When properly designed, they use only transistors and can be fully
compatible with standard digital CMOS circuitry on the same die.
The main disadvantages of active inductors are their higher noise, nonlinearity,
and power consumption, because translating capacitors into simulated inductors
requires multiple-transistor circuitry that has to be biased at high current densities with
low-value capacitors to achieve high operating frequencies; linearization schemes
usually cannot be used as they generate unavoidable parasitic poles and reduce the
frequency range of operation. To date, to the author’s knowledge, no active inductors,
including this work, can meet the noise and dynamic-range requirements of RF band163

selection filters or local oscillators in short/long-range wireless communication ICs
and consume an acceptable amount of power. However, active inductor circuits have
the advantage of saving significant silicon area and may be used in less stringent
applications, such as limiting amplifiers and digital clock generators.
The goal of this research was to design and test narrow-band (very-high-Q)
bandpass filters and oscillators operating in several GHz using active inductors. To
achieve this goal, a high-frequency high-Q active-inductor circuit is required. Various
active inductors have been proposed in the literature, and some structures have been
adopted by industry. However, as discussed in Chapter 2, the majority of these circuits
have low Qs due to the presence of a transistor source/emitter terminal at the
inductor’s primary (input or gyration) node, and/or have biasing difficulties.
Therefore, an all-NMOS-signal-path inductor circuit is proposed and experimentally
validated in silicon. The circuit has a moderate intrinsic Q; but by tuning the parasitic
capacitance at an internal node, the output loss of short-channel devices can be
partially or totally compensated, and Q can be arbitrarily high. A practical difficulty,
though, is that an excessively high Q leads to excessively high circuit sensitivities.
The signal path of the inductor circuit consists of only NFETs, which have
higher device mobility than PFETs, hence the circuit can operate at a higher
frequency, when compared with one that consists of both PFETs and NFETs in its
signal path.
The all-NMOS active inductor was used to design high-Q bandpass filters and
oscillators, using TSMC’s 0.18-µm logic process, and both were fabricated in 0.2-µm
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and 0.4-µm gate lengths. The highest center frequency was measured to be 5.7 GHz in
0.2-µm gate length, and the maximum repeatably measured Q was 665. The oscillator
phase noise was measured to be –66.6 dBc/Hz at 1 MHz offset from 5.1-GHz center
frequency with 4.4-mW power dissipation. The simulated noise figure for the activeinductor filter is 25.6 dB at a 50-kΩ source impedance. The area of the filter is 26.6
µm x 30 µm.
Based on the same gyrator and feedback principle, a circuit labeled all-NMOSII, was developed. It has superior signal fidelity when used as a voltage follower or
signal driver, because its gain is unity and constant across process and temperature
variations; the input and output dc voltages are the same, limited only by device
mismatches.
The all-NMOS active-inductor circuit was granted a US patent, and all-NMOS-II
circuit has a US patent pending.
This research proved the possibility of designing very-high-Q active-inductor
filters and oscillators at 1-5 GHz using MOSFETs only in standard digital CMOS
processes. However, the high level of noise, as determined by the fundamental limits
in devices and the requirement of high frequency, will limit their direct use.
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